

# EFFICIENT AND SCALABLE CACHE COHERENCE FOR MANY-CORE ARCHITECTURES

Alberto Ros

PhD Researcher  
Computer Engineering Department  
Technical University of Valencia  
[aros@gap.upv.es](mailto:aros@gap.upv.es)

Adjunct professor  
Computer Engineering Department  
University of Murcia  
[a.ros@ditec.um.es](mailto:a.ros@ditec.um.es)

Manchester, May 17, 2011









# TRENDS

- The increasing number of transistors per chip can be used to obtain more performance.

## EXPLOITING ILP

- Very complex core
- Small improvements



## EXPLOITING TLP

- Many simple cores
- Programming effort












# MEMORY HIERARCHY ORGANIZATION

## SHARED VS. PRIVATE LASTL-LEVEL (L2) CACHE ORGANIZATION




### PRIVATE ORGANIZATION

- ☺ L2 hits have short latencies (local accesses).
- ☹ Blocks potentially replicated in multiple L2 banks.
- ☹ Load balancing problems.



# SHARED CACHE ORGANIZATION CHALLENGES



- Tiled-CMPs distribute the shared last-level cache among the different tiles (Non Uniform Cache Access or **NUCA architecture**).
  - The access latency to the last-level cache depends on where the requested block is mapped.
  - Blocks requested by different threads competing for the same resources.
  - 4 Reduce **long access latencies**.
  - 5 Manage **conflicting data requests** from different threads.









# DIRECT COHERENCE

## INDIRECTION PROBLEM

### CACHE-TO-CACHE TRANSFER IN DIRECTORY-BASED PROTOCOLS

Cache miss

R










# DIRECT COHERENCE

## THE ROLES

DIRECTORY

DIRECT COHERENCE




# DIRECT COHERENCE

## THE ROLES

DIRECTORY

DIRECT COHERENCE








# DIRECT COHERENCE

## THE ROLES











# DIRECT COHERENCE

## CHANGES IN THE STRUCTURE OF TILES

- This diagram shows changes

### L2C\$: L2 Coherence Cache

- **Each home tile** needs to store the identity of the owner cache of each one of its blocks.
- This information is accessed when the requestor is not able to locate the owner cache.



# DIRECT COHERENCE

## BEHAVIOR: CACHE-TO-CACHE READ MISS


### DIRECT COHERENCE

R



# DIRECT COHERENCE

## BEHAVIOR: CACHE-TO-CACHE READ MISS







# DIRECT COHERENCE

## BEHAVIOR: CACHE-TO-CACHE READ MISS

### DIRECTORY



### DIRECT COHERENCE



- The **critical path** of the miss is reduced from three to two hops.
- The **number of coherence messages** is halved.
- The **waiting time** at the home tile is removed.









# DIRECT COHERENCE

## BEHAVIOR: UPGRADE IN OWNER



- The **critical path** of the miss is reduced from three to two hops.
- The **number of coherence messages** is also reduced.

# DIRECT COHERENCE

## UPDATING THE L2 COHERENCE CACHE

- The L2C\$ must keep the identity of the current owner cache for each block allocated in any L1 data cache.
  - This information is accessed when the requestor is not able to locate the owner cache.
- The L2C\$ is notified on every owner change through control messages.

# DIRECT COHERENCE

## UPDATING THE L2 COHERENCE CACHE

- The L2C\$ must keep the identity of the current owner cache for each block allocated in any L1 data cache.
  - This information is accessed when the requestor is not able to locate the owner cache.
- The L2C\$ is notified on every owner change through control messages.

### WRITE MISS IN DiCo



R






# DIRECT COHERENCE

## UPDATING THE L2 COHERENCE CACHE

- The L2C\$ must keep the identity of the current owner cache for each block allocated in any L1 data cache.
  - This information is accessed when the requestor is not able to locate the owner cache.
- The L2C\$ is notified on every owner change through control messages.

### WRITE MISS IN DiCo




# DIRECT COHERENCE

## UPDATING THE L2 COHERENCE CACHE

- The L2C\$ must keep the identity of the current owner cache for each block allocated in any L1 data cache.
  - This information is accessed when the requestor is not able to locate the owner cache.
- The L2C\$ is notified on every owner change through control messages.

### WRITE MISS IN DiCo






# DIRECT COHERENCE

## UPDATING THE L2 COHERENCE CACHE


- The L2C\$ must keep the identity of the current owner cache for each block allocated in any L1 data cache.
  - This information is accessed when the requestor is not able to locate the owner cache.
- The L2C\$ is notified on every owner change through control messages.
- These messages should be processed by the L2C\$ in the very same order in which they were generated.
  - To ensure this, the L2C\$ sends an ACK message to the new owner when it receives a change owner message.
  - Until this message is not received by the owner node, it could use the block but cannot give the ownership to another cache.



# DIRECT COHERENCE

## UPDATING THE L2 COHERENCE CACHE

- The L2C\$ must keep the identity of the current owner cache for each block allocated in any L1 data cache.
  - This information is accessed when the requestor is not able to locate the owner cache.
- The L2C\$ is notified on every owner change through control messages.
- These messages should be processed by the L2C\$ in the very same order in which they were generated.
  - To ensure this, the L2C\$ sends an ACK message to the new owner when it receives a change owner message.
  - Until this message is not received by the owner node, it could use the block but cannot give the ownership to another cache.



# DIRECT COHERENCE

## UPDATING THE L1 COHERENCE CACHE

- **Base**: information about the last core that invalidated or provided each block is kept in the L1C\$.
  - Extra messages are not needed.
  - In some cases this information is not enough to obtain accurate predictions.

# DIRECT COHERENCE

## UPDATING THE L1 COHERENCE CACHE

- **Base:** information about the last core that invalidated or provided each block is kept in the L1C\$.
  - Extra messages are not needed.
  - In some cases this information is not enough to obtain accurate predictions.
- **Hints:** control messages update the L1C\$.
  - More accurate predictions.
  - Area and network traffic overhead.

### FREQUENT SHARERS (FS)

- Area: Duplicated sharing information.
- Network: Hints sent on each owner change.

### ADDRESS SIGNATURES (AS)

- Area: Two address signatures.
- Network: Hints filtering.

# DIRECT COHERENCE

## UPDATING THE L1 COHERENCE CACHE

- **Base**: information about the last core that invalidated or provided each block is kept in the L1C\$.
  - Extra messages are not needed.
  - In some cases this information is not enough to obtain accurate predictions.
- **Hints**: control messages update the L1C\$.
  - More accurate predictions.
  - Area and network traffic overhead.

### FREQUENT SHARERS (FS)

- Area: Duplicated sharing information.
- Network: Hints sent on each owner change.

### ADDRESS SIGNATURES (AS)

- Area: Two address signatures.
- Network: Hints filtering.


- **Oracle**: the requestor always knows the identity of the current owner.



# DIRECT COHERENCE

## EVALUATION


### TRAFFIC-INDIRECTION TRADE-OFF



- *Directory* introduces indirection in the critical path of cache misses.
- *Token* generates high levels of network traffic.
- *DiCo-Base* reduces traffic even compared to *Directory*, but the indirection avoidance is limited.
- *DiCo-Hints* policies slightly increase traffic compared to *DiCo-Base* and successfully avoid indirection.

# DIRECT COHERENCE EVALUATION

## APPLICATIONS' EXECUTION TIME





- *DiCo-Hints AS* reduces execution time compared to *Directory* (9%) and *Token* (8%).

# DIRECT COHERENCE

## TRAFFIC-AREA TRADE-OFF IN DiCo

- We have obtained a good trade-off between execution time and network traffic.
- However, the area requirements of *DiCo* do not scale with the number of cores.
- There are other protocols that scale better in terms of area.



### CLASSIFICATION OF PROTOCOLS

	Traditional	Indirection-aware
Traffic-intensive	Hammer	Token
Area-demanding	Directory	DiCo

# DIRECT COHERENCE

## TRAFFIC-AREA TRADE-OFF IN DiCo

- Extra structures for keeping coherence:
  - L1C\$: One pointer to the predicted owner  $\Rightarrow O(\log_2 n)$
  - L2C\$: One pointer to the current owner  $\Rightarrow O(\log_2 n)$
  - Sharing information (L1 and L2): One bit per tile  $\Rightarrow O(n)$ 
    - This structure compromises scalability.
- **Solution:** To use compressed sharing codes.
- **Advantage of DiCo:** The owner tile keeps cache coherence, so the first sharer (i.e., the owner) is always known.
  - Read misses do not need to check the sharing code field, so the compressed sharing code employed do not affect them.
  - Reduces network traffic compared to broadcast-based protocols even when the sharing information field is removed.

# DIRECT COHERENCE

## COMPRESSED SHARING CODES


### SHARING CODES EVALUATED

Protocol	Sharing Code	Bits L1 cache and L2 cache	Bits L1C\$ and L2C\$	Order
DiCo-FM	Full-map	$n$	$\log_2 n$	$O(n)$
DiCo-CV-K	Coarse vector	$\frac{n}{K}$	$\log_2 n$	$O(n)$
DiCo-LP-P	Limited pointers	$1 + P \times \log_2 n$	$\log_2 n$	$O(\log_2 n)$
DiCo-BT	Binary Tree	$\lceil \log_2(1 + \log_2 n) \rceil$	$\log_2 n$	$O(\log_2 n)$
DiCo-NoSC	None	0	$\log_2 n$	$O(\log_2 n)$

- We evaluate the *DiCo-Hints AS* policy.
- *DiCo-FM* is the previously evaluated *DiCo-Hints AS* policy.

# DIRECT COHERENCE EVALUATION

## TRAFFIC-AREA TRADE-OFF




- *Hammer* and *Token* are traffic-intensive.
- *Directory* and *DiCo-FM* are area-demanding.
- *DiCo-BT* achieves a good compromise.
- *DiCo-NoSC* also achieves a good compromise without modifying the data caches.

# DIRECT COHERENCE

## EVALUATION


### OVERALL TRADE-OFF



# DIRECT COHERENCE

## EVALUATION

### OVERALL TRADE-OFF






# DIRECT COHERENCE

## EVALUATION


### OVERALL TRADE-OFF



# DIRECT COHERENCE

## EVALUATION


### OVERALL TRADE-OFF



# DIRECT COHERENCE

## EVALUATION

### OVERALL TRADE-OFF




# DIRECT COHERENCE

## EVALUATION

### OVERALL TRADE-OFF

*DiCo-BT* obtains a very good compromise among execution time, network traffic and area requirements.



# DIRECT COHERENCE

## CONCLUSIONS


- Direct coherence protocols:
  - Do not rely on broadcasting requests.
  - Avoid the indirection for most cache misses.
  - Work well with compressed sharing codes.
- The following improvements have been obtained by DiCo-FM (Hints AS):
  - **Execution time: 9%** compared to *Directory* and **8%** compared to *Token*.
  - **Network traffic: 37%** compared to *Token* and a slightly increase compared to *Directory*.
- *DiCo-BT* and *DiCo-NoSC* obtain a **good trade-off** among execution time, network traffic and area requirements.

# DIRECT COHERENCE

## CURRENT WORK

Collaborating with the **University of Murcia**.

- Heterogeneous networks:
  - Network provided with fast and low-power links.
  - Non-critical messages can be sent by low-power links.
  - DiCo increases the number of non-critical messages: hints.




# DIRECT COHERENCE

## CURRENT WORK

Collaborating with the **University of Murcia**.

- Heterogeneous networks:
  - Network provided with fast and low-power links.
  - Non-critical messages can be sent by low-power links.
  - DiCo increases the number of non-critical messages: hints.



- Server consolidation or multiprogrammed workloads:
  - Several virtual machines (VM) in a CMP.
  - Home nodes can map anywhere.
  - Owner nodes will likely be in the same VM.

# DIRECT COHERENCE

## PUBLICATIONS

### PAPERS IN INTERNATIONAL CONFERENCES

- **A. Ros**, M. E. Acacio and J. M. García, “*Direct Coherence: Bringing Together Performance and Scalability in Shared-Memory Multiprocessors*”. **HiPC’07**.
- **A. Ros**, M. E. Acacio and J. M. García, “*DiCo-CMP: Efficient Cache Coherency in Tiled CMP Architectures*”. **IPDPS’08**.
- **A. Ros**, M. E. Acacio and J. M. García, “*Dealing with Traffic-Area Trade-Off in Direct Coherence Protocols for Many-Core CMPs*”. **APPT’09**.

### PAPERS IN INTERNATIONAL JOURNALS

- **A. Ros**, M. E. Acacio and J. M. García, “*A Direct Coherence Protocol for Many-Core Chip Multiprocessors*”. **TPDS**, Dec 2010.

### BOOK CHAPTERS

- **A. Ros**, M. E. Acacio and J. M. García, “*Cache Coherence Protocols for Many-Core CMPs*”. Parallel and Distributed Computing.



# OUTLINE

## 1 INTRODUCTION

- Challenges in many-core computing

## 2 CACHE COHERENCE PROTOCOLS

- Direct coherence (DiCo)
- Extending magny-cours coherence (EMC<sup>2</sup>)
- Coherence deactivation
- Synchronous coherence

## 3 MEMORY HIERARCHY ORGANIZATION



- Replacement policies for shared caches
- Indexing policies for shared caches
- Impact of NUCA mapping policies on directory scalability

## 4 CONCLUSIONS

# EXTENDING MAGNY-COURS COHERENCE (EMC<sup>2</sup>)

## MOTIVATION


- Parallel applications require large shared-memory multiprocessors.
- Recently, Intel and AMD have launched Nehalem and Magny-Cours processors, respectively.
- A **Magny-Cours** die includes 6 cores, a shared L3 cache, and a directory cache (a.k.a. HTA probe filter).
  - Up to 8 dies in a single board can be connected and made coherent by means of a directory-based protocol.



# EXTENDING MAGNY-COURS COHERENCE (EMC<sup>2</sup>)

## THE RESULTING SYSTEM


- Why up to 8 dies?
  - The addressing limitation of the HyperTransport specification (3 bits to codify node ids).
    - Solved in the new High Node Count (HNC) specification.
  - Probe filters contain one pointer to the owner node (3 bits).
- **Our aim:** To extend the coherence protocol to remove the 8-die limitation.
- A bridge chip (or EMC<sup>2</sup> chip) is added to each board in the system, replacing one of the existing dies.



# EXTENDING MAGNY-COURS COHERENCE (EMC<sup>2</sup>)

## EMC<sup>2</sup> CHIP ARCHITECTURE

- The EMC<sup>2</sup> chip:
  - Manages the **communication** between dies in different boards by performing conversions between cHT and HNC packets.
  - Maintains and even improves the **filtering** capabilities of the probe filter.
- The Matching Store Table (MST) keeps the **matching** between the identifiers of external transactions (tag and source node, unit, and board) and internal ones (tag and source node and unit).
- The Extended HTA (EHTA) acts as a **extended directory** for blocks stored in remote boards.
  - The HTA probe filter thinks that the owner is the EMC<sup>2</sup> chip.




# EXTENDING MAGNY-COURS COHERENCE (EMC<sup>2</sup>)

## RESULTS

- Different ETHA structures evaluated (area overhead vs. traffic filtered).
- Performance degradation of 10% for 8 cores.
- Performance improvements of 47% for 32 cores.

### SYSTEM SCALABILITY



# EXTENDING MAGNY-COURS COHERENCE (EMC<sup>2</sup>)

## CURRENT WORK AND PUBLICATIONS

- Current work at the **Technical University of Valencia**:
  - Avoidance of inter-board communication to reduce miss latency and improve system performance.

# EXTENDING MAGNY-COURS COHERENCE (EMC<sup>2</sup>)

## CURRENT WORK AND PUBLICATIONS

- Current work at the **Technical University of Valencia**:
  - Avoidance of inter-board communication to reduce miss latency and improve system performance.
- Publications:

### PAPERS IN INTERNATIONAL CONFERENCES

- **A. Ros**, B. Cuesta, R. Fernández-Pascual, M. E. Gómez, M. E. Acacio, A. Robles, J. M. García, and J. Duato, “*EMC2: Extending Magny-Cours Coherence for Large-Scale Servers*”. **HiPC’10**.

### PAPERS IN INTERNATIONAL JOURNALS

- **A. Ros**, B. Cuesta, R. Fernández-Pascual, M. E. Gómez, M. E. Acacio, A. Robles, J. M. García, and J. Duato, “*Extending Magny-Cours Cache Coherence*”. **TC**. (Accepted for publication)

# OUTLINE

- 1 INTRODUCTION
  - Challenges in many-core computing
- 2 **CACHE COHERENCE PROTOCOLS**
  - Direct coherence (DiCo)
  - Extending many-core coherence (EMC<sup>2</sup>)
  - **Coherence deactivation**
  - Synchronous coherence
- 3 MEMORY HIERARCHY ORGANIZATION
  - Replacement policies for shared caches
  - Indexing policies for shared caches
  - Impact of NUCA mapping policies on directory scalability
- 4 CONCLUSIONS



# COHERENCE DEACTIVATION

## MOTIVATION

### REMEMBER

Directory protocols are the most scalable alternative for keeping cache coherence.

- But the area requirements of the directory structure could become prohibitive for large-scale multiprocessors.

# COHERENCE DEACTIVATION

## MOTIVATION

### REMEMBER

Directory protocols are the most scalable alternative for keeping cache coherence.

- But the area requirements of the directory structure could become prohibitive for large-scale multiprocessors.
- Directory caches accelerate the access to the coherence information and reduce directory overhead with respect to a memory directory but...
  - ...directory cache evictions cause the invalidation of cached data, resulting in performance degradation [1].


### REFERENCES

- [1] M. Ferdman, P. Lotfi-Kamran, K. Balet, and B. Falsafi, “*Cuckoo Directory: A Scalable Directory for Many-Core Systems*”. **HPCA’11** (best paper session).

# COHERENCE DEACTIVATION

## MOTIVATION

- Is it necessary to keep cache coherence for all referenced blocks?
  - Both **private blocks** and **read-only blocks** will never be incoherent!
    - 83% of referenced blocks (on average).
- If we do not maintain directory information for these blocks we can save a lot of directory storage.



# COHERENCE DEACTIVATION


## PROPOSAL

- We propose a mechanism that:
  - Classifies memory blocks into coherent and non-coherent.
  - Deactivates the coherence protocol for such blocks
    - i.e., do not keep track of them.
- A block-grain classification would require significant storage resources.
  - Blocks are classified at **page granularity**.
  - The **operating system** detects when a page (initially considered non-coherent) must become coherent.
    - Performed upon **TLB misses**: state stored in the **page table**.
    - A **coherence recovery mechanism** is necessary to restore block's coherence status.
  - Collaboration between hardware and operating system.

# COHERENCE DEACTIVATION

## EXAMPLE

### COHERENT AND NON-COHERENT REQUESTS



# COHERENCE DEACTIVATION

## ADVANTAGES

- The amount of directory information required to maintain coherence is reduced.
- Non-coherent request do not need to access the directory structure.
  - Savings in both cache miss latency and power consumption.
- Two options:
  - Reduce directory cache evictions to **improve performance**.
  - **Reduce directory cache size** while keeping performance.



# COHERENCE DEACTIVATION

## FUTURE WORK AND PUBLICATIONS

- Future work collaborating with the **Technical University of Valencia**:
  - Thread migration can reduce the number of non-coherent blocks.
  - A page-grained classification misclassifies about 9% of referenced blocks.
    - Blocks detected as coherent are actually non-coherent.



# COHERENCE DEACTIVATION

## FUTURE WORK AND PUBLICATIONS

- Future work collaborating with the **Technical University of Valencia**:
  - Thread migration can reduce the number of non-coherent blocks.
  - A page-grained classification misclassifies about 9% of referenced blocks.
    - Blocks detected as coherent are actually non-coherent.
- Publications:

### PAPERS IN INTERNATIONAL CONFERENCES

- B. Cuesta, **A. Ros**, M. E. Gómez, A. Robles, and J. Duato, *“Increasing the Effectiveness of Directory Caches by Deactivating Coherence for Private Memory Blocks”*. **ISCA’11**.

### PAPERS IN INTERNATIONAL JOURNALS

- B. Cuesta, **A. Ros**, M. E. Gómez, A. Robles, and J. Duato, *“Increasing the Effectiveness of Directory Caches by Avoiding the Tracking of Non-Coherent Memory Blocks”*. Submitted to **TC**.

# OUTLINE

## 1 INTRODUCTION

- Challenges in many-core computing

## 2 CACHE COHERENCE PROTOCOLS

- Direct coherence (DiCo)
- Extending many-cours coherence (EMC<sup>2</sup>)
- Coherence deactivation
- Synchronous coherence

## 3 MEMORY HIERARCHY ORGANIZATION

- Replacement policies for shared caches
- Indexing policies for shared caches
- Impact of NUCA mapping policies on directory scalability

## 4 CONCLUSIONS

# SYNCHRONOUS COHERENCE

## MOTIVATION

### REMEMBER

- The verification of a cache coherence protocol is very time-consuming and tedious.

# SYNCHRONOUS COHERENCE

## MOTIVATION

### REMEMBER

- The verification of a cache coherence protocol is very time-consuming and tedious.
- The more complex the coherence protocol is, the more verification time is required.
- The appearance of race conditions makes even harder the protocol verification.
- Some authors reduce protocol races by relying on atomic transitions [2].
- Another approach: simple **request-response protocols**.

### REFERENCES

- [2] D. Vantrease, M. H. Lipasti, and N. Binkert, "Atomic Coherence: Leveraging Nanophotonics to Build Race-Free Cache Coherence Protocols". **HPCA'10**.

# SYNCHRONOUS COHERENCE

## REQUEST-RESPONSE PROTOCOLS

- A request-response protocol does not forwards requests to other nodes (2-hop protocol).
  - The requester issues a message to the home node.
  - The home node directly responds with a copy of the request block.
- What happens with dirty cached copies?
  - Write-through caches? ⇒ Not very efficient.
  - Solution: time-based cache coherence protocols (**synchronous coherence**).
    - A global clock is needed ⇒ use of global lines [3].
    - Block stored in cache will have **expiration date!**
    - When a cached block expires it will be invalidated, performing a writeback in case the block is dirty.

## REFERENCES


- [3] R. T. Chang, N. Talwalkar, C. P. Yue, and S. S. Wong, “Near Speed-of-Light Signaling Over On-Chip Electrical Interconnects”. IEEE Journal of Solid-State Circuits, 2003.

# SYNCHRONOUS COHERENCE

## EXAMPLE

### REQUEST-RESPONSE PROTOCOL

### WITH EXPIRATION DATE FOR CACHED BLOCKS




# SYNCHRONOUS COHERENCE

## EXAMPLE

### REQUEST-RESPONSE PROTOCOL

### WITH EXPIRATION DATE FOR CACHED BLOCKS

**Cycle 0**




# SYNCHRONOUS COHERENCE

## EXAMPLE

- Directory does not keep list of sharers but expiration date.

### REQUEST-RESPONSE PROTOCOL WITH EXPIRATION DATE FOR CACHED BLOCKS

Cycle 2






# SYNCHRONOUS COHERENCE

## EXAMPLE

- Directory does not keep list of sharers but expiration date.




# SYNCHRONOUS COHERENCE

## EXAMPLE

- Directory does not keep list of sharers but expiration date.

### REQUEST-RESPONSE PROTOCOL WITH EXPIRATION DATE FOR CACHED BLOCKS

Cycle 8



# SYNCHRONOUS COHERENCE


## EXAMPLE

- Directory does not keep list of sharers but expiration date.
- GetX transaction waits until the block expires.

### REQUEST-RESPONSE PROTOCOL

#### WITH EXPIRATION DATE FOR CACHED BLOCKS

Cycle 10



# SYNCHRONOUS COHERENCE


## EXAMPLE

- Directory does not keep list of sharers but expiration date.
- GetX transaction waits until the block expires.
- Memory sends the block to the requester and a new expiration date is assigned.

### REQUEST-RESPONSE PROTOCOL

#### WITH EXPIRATION DATE FOR CACHED BLOCKS

Cycle 18





# INTRODUCTION

- There are several challenges to address for the memory hierarchy organization of a CMP.
  - Thread Balancing problems.
    - Imbalance in time: Some threads arrive to a barrier before the other ones  $\Rightarrow$  Can increase execution time.
    - Imbalance in storage: The working set of threads also varies  $\Rightarrow$  Can increase cache misses (off-chip accesses).
  - Conflict misses.
    - Reduce last level conflict misses also can save off-chip accesses.
  - Long access latency to NUCA banks.
    - Several authors address this problem but they do not care about directory scalability.

# OUTLINE

## 1 INTRODUCTION

- Challenges in many-core computing

## 2 CACHE COHERENCE PROTOCOLS

- Direct coherence (DiCo)
- Extending many-core coherence (EMC<sup>2</sup>)
- Coherence deactivation
- Synchronous coherence

## 3 MEMORY HIERARCHY ORGANIZATION

- Replacement policies for shared caches
- Indexing policies for shared caches
- Impact of NUCA mapping policies on directory scalability

## 4 CONCLUSIONS

# REPLACEMENT POLICIES FOR SHARED CACHES

## MOTIVATION

- In parallel applications, some threads arrive to a barrier before the other ones.
- The first threads arriving to a barrier start a busy waiting.
  - This consumes extra power.
- Some authors propose to save power consumption by slowing down faster threads (e.g., reducing processor frequency) [4,5].
  - This saves power but it does not improve execution time.
- Another approach: **A thread-aware replacement policy.**

## REFERENCES

- [4] J. Li, J. F. Martínez, and M. C. Huang, “*The Thrifty Barrier: Energy-Aware Synchronization in Shared-Memory Multiprocessors*”. **HPCA’04**.
- [5] Q. Cai, J. González, R. Rakvic, G. Magklis, P. Chaparro, and A. González, “*Meeting Points: Using Thread Criticality to Adapt Multicore Hardware to Parallel Regions*”. **PACT’08**.



# REPLACEMENT POLICIES FOR SHARED CACHES

## A THREAD-AWARE REPLACEMENT POLICY

- Some authors have proposed to give more cache space to slow threads [6].
- Sets in a shared cache hold blocks from different threads.
- A smart policy can be implemented:
  - Avoid evictions of blocks accessed by slower threads, or widely shared.
  - Evicts private blocks accessed by faster threads.
- Directory caches already store information about which processors hold the blocks.
- Since slower threads are accelerated, the **final execution time** can be **reduced**.
- Another option for balancing threads  $\Rightarrow$  **Lock priorities**.
  - Give more priority for lock acquisition to slower threads.

## REFERENCES

- [6] M. Moreto, F. J. Cazorla, R. Sakellariou, and M. Valero, "Load Balancing Using Dynamic Cache Allocation". **Computing Frontiers'10**.

# OUTLINE

- 1 INTRODUCTION
  - Challenges in many-core computing
- 2 CACHE COHERENCE PROTOCOLS
  - Direct coherence (DiCo)
  - Extending magny-cours coherence (EMC<sup>2</sup>)
  - Coherence deactivation
  - Synchronous coherence
- 3 MEMORY HIERARCHY ORGANIZATION
  - Replacement policies for shared caches
  - **Indexing policies for shared caches**
  - Impact of NUCA mapping policies on directory scalability
- 4 CONCLUSIONS

# INDEXING POLICIES FOR SHARED CACHES

## MOTIVATION

- Memory references are not often distributed across cache sets.
  - Some sets exhibit large miss ratios, while other are underutilized.
- This causes the appearance of **conflict misses**.
  - Can be reduced by increasing associativity.
    - But this would increase power consumption and access latency.
- Misses in the shared last-level cache cause expensive off-chip accesses.
  - Some authors reduce conflict misses by reallocating blocks to underutilized sets [7].
  - Another approach: **adaptive selection of index bits**.

## REFERENCES


- [7] D. Rolán, B. B. Fraguera, and R Doallo, "Adaptive Line Placement with the Set Balancing Cache". **MICRO'09**.

# INDEXING POLICIES FOR SHARED CACHES

## MOTIVATION EXAMPLE

- If we carefully chose the address bits for indexing the cache, a better set balancing can be obtained.
- Why choose other bits apart from the least significant bits (LSB)?
  - Example 1: stride memory access pattern.
  - Example 2: second level caches (L1 remove accesses to contiguous blocks).

## LSB INDEXING VS. OTHER BITS INDEXING





# OUTLINE

- 1 INTRODUCTION
  - Challenges in many-core computing
  
- 2 CACHE COHERENCE PROTOCOLS
  - Direct coherence (DiCo)
  - Extending many-cours coherence (EMC<sup>2</sup>)
  - Coherence deactivation
  - Synchronous coherence
  
- 3 MEMORY HIERARCHY ORGANIZATION
  - Replacement policies for shared caches
  - Indexing policies for shared caches
  - Impact of NUCA mapping policies on directory scalability
  
- 4 CONCLUSIONS

# NUCA MAPPING AND DIRECTORY SCALABILITY

## MOTIVATION

### REMEMBER

In NUCA (Non-Uniform Cache Architecture) caches, the access latency depends on where the requested block is mapped (home bank).


# NUCA MAPPING AND DIRECTORY SCALABILITY

## MOTIVATION

### REMEMBER

In NUCA (Non-Uniform Cache Architecture) caches, the access latency depends on where the requested block is mapped (home bank).

- This mapping is commonly performed by taking some bits from the block address leading to a **Round-Robin** mapping.
  - The *Round-Robin* mapping does not care about the distance between requesting cores and home banks  $\Rightarrow$  long access latency.
- A **First-Touch** mapping policy can lessen this latency.
  - But can cause imbalance among cache banks  $\Rightarrow$  high cache miss rate.





# NUCA MAPPING AND DIRECTORY SCALABILITY

## PREVIOUS WORK

- Several authors have study the trade-off between low miss rate and low access time in NUCA caches [8,9].
  - But these works does not care about directory scalability.
  - They are based on OS allocation policies at **page granularity**...
    - ...which can affect **directory scalability**.

## REFERENCES

- [8] N. Hardavellas, M. Ferdman, B. Falsafi, and A. Ailamaki, “*Reactive NUCA: Near-optimal block placement and replication in distributed caches*”. **ISCA’09**.
- [9] **A. Ros**, M. Cintra, M. E. Acacio and J. M. García, “*Distance-Aware Round-Robin Mapping for Large NUCA Caches*”. **HiPC’09**.

# NUCA MAPPING AND DIRECTORY SCALABILITY

## A NEW METRIC: DIRECTORY SCALABILITY

- A directory cache based on duplicated tags can perfectly scale (in size) up to a certain number of nodes [10].
  - This number of nodes corresponds to the number of private cache sets.
    - Commonly, first-level caches have between 128 and 512 sets.
  - **Constraint:** the mapping of memory blocks to home banks must be done at fine granularity (i.e., block granularity).

### TRADE-OFF DIAGRAM



### REFERENCES


- [10] **A. Ros**, M. E. Acacio and J. M. García, "A Scalable Organization for Distributed Directories". **JSA**, Mar, 2010.

# NUCA MAPPING AND DIRECTORY SCALABILITY

## A NEW METRIC: DIRECTORY SCALABILITY

- A directory cache based on duplicated tags can perfectly scale (in size) up to a certain number of nodes [10].
  - This number of nodes corresponds to the number of private cache sets.
    - Commonly, first-level caches have between 128 and 512 sets.
  - **Constraint:** the mapping of memory blocks to home banks must be done at fine granularity (i.e., block granularity).

### TRADE-OFF DIAGRAM




## REFERENCES

- [10] **A. Ros**, M. E. Acacio and J. M. García, "A Scalable Organization for Distributed Directories". *JSA*, Mar, 2010.

# NUCA MAPPING AND DIRECTORY SCALABILITY

## A NEW METRIC: DIRECTORY SCALABILITY

- A directory cache based on duplicated tags can perfectly scale (in size) up to a certain number of nodes [10].
  - This number of nodes corresponds to the number of private cache sets.
    - Commonly, first-level caches have between 128 and 512 sets.
  - **Constraint:** the mapping of memory blocks to home banks must be done at fine granularity (i.e., block granularity).




## REFERENCES

- [10] **A. Ros**, M. E. Acacio and J. M. García, "A Scalable Organization for Distributed Directories". **JSA**, Mar, 2010.

# NUCA MAPPING AND DIRECTORY SCALABILITY

## A NEW METRIC: DIRECTORY SCALABILITY

- A directory cache based on duplicated tags can perfectly scale (in size) up to a certain number of nodes [10].
  - This number of nodes corresponds to the number of private cache sets.
    - Commonly, first-level caches have between 128 and 512 sets.
  - **Constraint:** the mapping of memory blocks to home banks must be done at fine granularity (i.e., block granularity).



## REFERENCES

- [10] **A. Ros**, M. E. Acacio and J. M. García, "A Scalable Organization for Distributed Directories". *JSA*, Mar, 2010.









# EFFICIENT AND SCALABLE CACHE COHERENCE FOR MANY-CORE ARCHITECTURES

Alberto Ros

PhD Researcher  
Computer Engineering Department  
Technical University of Valencia  
[aros@gap.upv.es](mailto:aros@gap.upv.es)

Adjunct professor  
Computer Engineering Department  
University of Murcia  
[a.ros@ditec.um.es](mailto:a.ros@ditec.um.es)

Manchester, May 17, 2011