

NON-SPECULATIVE REORDERING OF MEMORY OPERATIONS WITH STRONG CONSISTENCY

Alberto Ros

Universidad de Murcia

November 29th, 2017

OUTLINE

- 1 MEMORY CONSISTENCY AND PROGRAM ORDER
- 2 RELAXING PROGRAM ORDER WITH A STORE BUFFER
- 3 KEEPING PROGRAM ORDER VIA SPECULATION
- 4 A NON-SPECULATIVE SOLUTION: WRITERSBLOCK
- 5 EVALUATION RESULTS
- 6 CONCLUSIONS

OUTLINE

- 1 MEMORY CONSISTENCY AND PROGRAM ORDER
- 2 RELAXING PROGRAM ORDER WITH A STORE BUFFER
- 3 KEEPING PROGRAM ORDER VIA SPECULATION
- 4 A NON-SPECULATIVE SOLUTION: WRITERSBLOCK
- 5 EVALUATION RESULTS
- 6 CONCLUSIONS

PROGRAM ORDER (P.O.)

- Programmer intuition: instructions execute in the order they appear in the program

THREAD 1

```
$r0 = X; // load  
$r1 = Y; // load
```

PROGRAM ORDER (P.O.)

- Programmer intuition: instructions execute in the order they appear in the program

THREAD 1

```
$r0 = X; // load
$r1 = Y; // load
```

- What happens if the core/memory changes this order?

THREAD 1

```
$r1 = Y; // load
$r0 = X; // load
```

PROGRAM ORDER (P.O.)

- Programmer intuition: instructions execute in the order they appear in the program

THREAD 1

```
$r0 = X; // load
$r1 = Y; // load
```

THREAD 2

```
Y = 1; // store
X = 1; // store
```

- What happens if the core/memory changes this order?

THREAD 1

```
$r1 = Y; // load
$r0 = X; // load
```

THREAD 2

```
Y = 1; // store
X = 1; // store
```

POSSIBLE RESULTS ASSUMING PROGRAM ORDER

INITIALLY X=0, Y=0

```
lx: $r0 = X;  
ly: $r1 = Y;
```

```
sy: Y = 1;  
sx: X = 1;
```

POSSIBLE RESULTS ASSUMING PROGRAM ORDER

INITIALLY X=0, Y=0

lx: \$r0 = X;
ly: \$r1 = Y;

sy: Y = 1;
sx: X = 1;

SIX POSSIBLE INTERLEAVINGS AND VALUES FOR (\$R0, \$R1)

lx	lx	lx	sy	sy	sy
ly	sy	sy	lx	lx	lx
sy	ly	sx	ly	sy	sy
sx	sx	ly	sx	lx	sx
(0,0)	(0,1)	(0,1)	(0,1)	(0,1)	(1,1)

- (1,0) is not possible if operations execute in program order

RELAXING PROGRAM ORDER (LOADS)

INITIALLY X=0, Y=0

lx: \$r0 = X;	sy: Y = 1;
ly: \$r1 = Y;	sx: X = 1;

SIX POSSIBLE INTERLEAVINGS AND VALUES FOR (\$R0, \$R1)

ly lx	ly lx	ly lx	ly lx	ly lx	ly lx
sy sx	sy sx	sy sx	sy sx	sy sx	sy sx
(0,0)	(0,0)	(1,0)	(0,1)	(1,1)	(1,1)

- (1,0) is possible by relaxing the order in which loads execute

RELAXING PROGRAM ORDER (LOADS)

INITIALLY X=0, Y=0

lx: \$r0 = X;	sy: Y = 1;
ly: \$r1 = Y;	sx: X = 1;

SIX POSSIBLE INTERLEAVINGS AND VALUES FOR (\$R0, \$R1)

ly lx	ly lx	ly lx	ly lx	ly lx	ly lx
	sy	sy	sy	sy	sy
	sx	sx	sx	sx	sx
(0,0)	(0,0)	(1,0)	(0,1)	(1,1)	(1,1)


- (1,0) is possible by relaxing the order in which loads execute
 - The same result can be achieved by relaxing the stores

THE MEMORY CONSISTENCY MODEL

- The memory consistency model defines the behavior of the programs
 - In particular, the behavior of the memory operations:
load and **store**

THE MEMORY CONSISTENCY MODEL

- The memory consistency model defines the behavior of the programs
 - In particular, the behavior of the memory operations:
 - **load** and **store**



load → load

THE MEMORY CONSISTENCY MODEL

- The memory consistency model defines the behavior of the programs
 - In particular, the behavior of the memory operations:
 - load and store

ld_1
 ↓ P.O.
 ld_2

load → load

ld_1
 ↓ P.O.
 st_2

load → store

THE MEMORY CONSISTENCY MODEL

- The memory consistency model defines the behavior of the programs
 - In particular, the behavior of the memory operations:
 - load and store

ld₁
↓ P.O.
ld₂

load → load

ld₁
↓ P.O.
st₂

load → store

st₁
↓ P.O.
ld₂

store → load

THE MEMORY CONSISTENCY MODEL

- The memory consistency model defines the behavior of the programs
 - In particular, the behavior of the memory operations:
 - load and store

ld₁
↓ P.O.
ld₂

load → load

ld₁
↓ P.O.
st₂

load → store

st₁
↓ P.O.
ld₂


store → load

st₁
↓ P.O.
st₂

store → store

THE MEMORY CONSISTENCY MODEL

- The memory consistency model defines the behavior of the programs
 - In particular, the behavior of the memory operations:
 - load and store



CORRECTNESS/PERFORMANCE ISSUE

- Correctness
 - The programmer intuition is program order

CORRECTNESS/PERFORMANCE ISSUE

- Correctness
 - The programmer intuition is program order
- Performance
 - **Waiting** for a memory operation to finish in order to start the execution of the next operation is very **inefficient**
 - Processors execute multiple memory operations simultaneously
 - Memory level **parallelism**

CORRECTNESS/PERFORMANCE ISSUE

- Correctness
 - The programmer intuition is program order
- Performance
 - **Waiting** for a memory operation to finish in order to start the execution of the next operation is very **inefficient**
 - Processors execute multiple memory operations simultaneously
 - Memory level **parallelism**
 - Operations can be reordered by the memory hierarchy, or even be issued out-of-order

CORRECTNESS/PERFORMANCE ISSUE

- Correctness
 - The programmer intuition is program order
- Performance
 - **Waiting** for a memory operation to finish in order to start the execution of the next operation is very **inefficient**
 - Processors execute multiple memory operations simultaneously
 - Memory level **parallelism**
 - Operations can be reordered by the memory hierarchy, or even be issued out-of-order
 - This is correct for single-core processors, but not in **multicores**

CORRECTNESS/PERFORMANCE ISSUE

- Correctness
 - The programmer intuition is program order
- Performance
 - **Waiting** for a memory operation to finish in order to start the execution of the next operation is very **inefficient**
 - Processors execute multiple memory operations simultaneously
 - Memory level **parallelism**
 - Operations can be reordered by the memory hierarchy, or even be issued out-of-order
 - This is correct for single-core processors, but not in **multicores**
- Solution: **Store Buffer** and **Speculation**

OUTLINE

- 1 MEMORY CONSISTENCY AND PROGRAM ORDER
- 2 RELAXING PROGRAM ORDER WITH A STORE BUFFER
- 3 KEEPING PROGRAM ORDER VIA SPECULATION
- 4 A NON-SPECULATIVE SOLUTION: WRITERSBLOCK
- 5 EVALUATION RESULTS
- 6 CONCLUSIONS

THE STORE BUFFER

- A **store operation** requires write permission to perform
- Write permission request
 - Cache coherence protocol
 - Unique copy: may require invalidating other copies
 - A long-latency operation

THE STORE BUFFER

- A **store operation** requires write permission to perform
- Write permission request
 - Cache coherence protocol
 - Unique copy: may require invalidating other copies
 - A long-latency operation
- Solution implemented in x86 processors (Intel, AMD)
 - ⇒ The **store buffer**

THE STORE BUFFER BREAKS STORE→LOAD

- How the store buffer (SB) works?

THE STORE BUFFER BREAKS STORE→LOAD


- How the store buffer (SB) works?

Program

st₁
ld₂


THE STORE BUFFER BREAKS STORE→LOAD

- How the store buffer (SB) works?




THE STORE BUFFER BREAKS STORE→LOAD

- How the store buffer (SB) works?




THE STORE BUFFER BREAKS STORE→LOAD

- How the store buffer (SB) works?




THE STORE BUFFER BREAKS STORE→LOAD

- How the store buffer (SB) works?




THE STORE BUFFER BREAKS STORE→LOAD

- How the store buffer (SB) works?



THE STORE BUFFER BREAKS STORE→LOAD

- How the store buffer (SB) works?



- The store buffer **breaks** the store→load rule

TOTAL STORE ORDER (TSO)

- x86 processors (Intel, AMD) provide a Total Store Order (TSO) memory consistency model

TOTAL STORE ORDER (TSO)

- x86 processors (Intel, AMD) provide a Total Store Order (TSO) memory consistency model

TSO RULES

- load → load
- load → store
- store → store

TOTAL STORE ORDER (TSO)

- x86 processors (Intel, AMD) provide a Total Store Order (TSO) memory consistency model

TSO RULES

- load → load
 - load → store
 - store → store
- TSO does not enforce **store → load**
 - Performance over programmer intuition

THE STORE BUFFER: CONSEQUENCES

- store→load
⇒ Relaxed

THE STORE BUFFER: CONSEQUENCES

- store→load
 - ⇒ Relaxed
- load→store
 - ⇒ No need to execute stores before the loads since stores are out of the critical path

THE STORE BUFFER: CONSEQUENCES

- **store→load**
 - ⇒ Relaxed
- load→store
 - ⇒ No need to execute stores before the loads since stores are out of the critical path
- store→store¹
 - ⇒ Less critical than without a store buffer, unless the store buffer fills

¹ A. Ros and S. Kaxiras, “Racer: TSO Consistency via Race Detection”. MICRO, 2016.

THE STORE BUFFER: CONSEQUENCES

- **store→load**
 - ⇒ Relaxed
- load→store
 - ⇒ No need to execute stores before the loads since stores are out of the critical path
- store→store¹
 - ⇒ Less critical than without a store buffer, unless the store buffer fills
- load→load
 - ⇒ It is now the **bottleneck**

¹ A. Ros and S. Kaxiras, “Racer: TSO Consistency via Race Detection”. MICRO, 2016.

OUTLINE

- 1 MEMORY CONSISTENCY AND PROGRAM ORDER
- 2 RELAXING PROGRAM ORDER WITH A STORE BUFFER
- 3 KEEPING PROGRAM ORDER VIA SPECULATION**
- 4 A NON-SPECULATIVE SOLUTION: WRITERSBLOCK
- 5 EVALUATION RESULTS
- 6 CONCLUSIONS

LOAD→LOAD REORDERING

- Executing load operations out of order can **break** the **load→load** order

LOAD→LOAD REORDERING

- Executing load operations out of order can **break** the **load→load** order

Program

ld₁

ld₂

ld₃

ld₄

ld₅

ld₆



LOAD → LOAD REORDERING

- Executing load operations out of order can **break** the **load → load** order

Program

ld₁

ld₂

ld₃

ld₄

ld₅

ld₆




LOAD→LOAD REORDERING

- Executing load operations out of order can **break** the **load→load** order

Program

ld₁
ld₂
ld₃
ld₄
ld₅
ld₆




LOAD→LOAD REORDERING

- Executing load operations out of order can **break** the **load→load** order

Program

ld₁
ld₂
ld₃
ld₄
ld₅
ld₆




LOAD→LOAD REORDERING

- Executing load operations out of order can **break** the **load→load** order

Program


ld₁
ld₂
ld₃
ld₄
ld₅
ld₆



LOAD→LOAD REORDERING

- Executing load operations out of order can **break** the **load→load** order

Program

ld₁
ld₂
ld₃
ld₄
ld₅
ld₆

Order

ld₁
ld₃
ld₄
ld₆
ld₂
ld₅

LOAD→LOAD REORDERING

- In multicore processors reordering loads can affect the expected result
 - But always?

LOAD→LOAD REORDERING

- In multicore processors reordering loads can affect the expected result
 - But always?

INITIALLY $X=0$, $Y=0$

$\$r0 = X;$	$Y = 1;$
$\$r1 = Y;$	$X = 1;$

/ (1,0) not allowed */*

LOAD→LOAD REORDERING

- In multicore processors reordering loads can affect the expected result
 - But always?

INITIALLY X=0, Y=0

```
$r0 = X;   |   Y = 1;
$r1 = Y;   |   X = 1;
```

/ (1,0) not allowed */*

POSSIBLE EXECUTION

```
$r0 = Y;   |
$r1 = X;   |
           |   Y = 1;
           |   X = 1;
```

/ (0, 0) allowed */*

LOAD→LOAD REORDERING

- In multicore processors reordering loads can affect the expected result
 - But always?

INITIALLY X=0, Y=0

```
$r0 = X;      |   Y = 1;  
$r1 = Y;      |   X = 1;
```

/ (1,0) not allowed */*

POSSIBLE EXECUTION

```
$r0 = Y;      |  
               |   Y = 1;  
               |   X = 1;
```

```
$r1 = X;      |  
               |  
               |  
/* (1, 0) not allowed */
```

LOAD→LOAD REORDERING

- In multicore processors reordering loads can affect the expected result
 - But always?

INITIALLY X=0, Y=0

```
$r0 = X;      |   Y = 1;  
$r1 = Y;      |   X = 1;
```

/ (1,0) not allowed */*

POSSIBLE EXECUTION

```
$r0 = Y;      |  
  
$r1 = X;      |   Y = 1;  
  
              |   X = 1;
```

/ (1, 0) not allowed */*

- No, if the other cores do not see the reordering

LOAD→LOAD SPECULATION

- Solution: To allow **speculative load→load reordering**
- Some definitions²: performed, ordered, source of speculation (SoS)


² A. Ros, T. E. Carlson, M. Alipour, and S. Kaxiras, “Non-Speculative Load-Load Reordering in TSO”. ISCA, 2017.

LOAD→LOAD SPECULATION

- Solution: To allow **speculative load→load reordering**
- Some definitions²: performed, ordered, source of speculation (SoS)

Program

ld₁
ld₂
ld₃
ld₄
ld₅
ld₆




Order

ld₁
ld₃
ld₄
ld₆
ld₂
ld₅

² A. Ros, T. E. Carlson, M. Alipour, and S. Kaxiras, “Non-Speculative Load-Load Reordering in TSO”. ISCA, 2017.

LOAD→LOAD SPECULATION

- Solution: To allow **speculative load→load reordering**
- Some definitions²: performed, ordered, source of speculation (SoS)




² A. Ros, T. E. Carlson, M. Alipour, and S. Kaxiras, “Non-Speculative Load-Load Reordering in TSO”. ISCA, 2017.

LOAD→LOAD SPECULATION

- Solution: To allow **speculative load→load reordering**
- Some definitions²: performed, ordered, source of speculation (SoS)

Program

ld₁
ld₂
ld₃
ld₄
ld₅
ld₆




Order

ld₁
ld₃
ld₄
ld₆
ld₂
ld₅

² A. Ros, T. E. Carlson, M. Alipour, and S. Kaxiras, “Non-Speculative Load-Load Reordering in TSO”. ISCA, 2017.

LOAD→LOAD SPECULATION


- Solution: To allow **speculative load→load reordering**
- Some definitions²: performed, ordered, source of speculation (SoS)



² A. Ros, T. E. Carlson, M. Alipour, and S. Kaxiras, “Non-Speculative Load-Load Reordering in TSO”. ISCA, 2017.

LOAD→LOAD SPECULATION

- Solution: To allow **speculative load→load reordering**
- Some definitions²: performed, ordered, source of speculation (SoS)



² A. Ros, T. E. Carlson, M. Alipour, and S. Kaxiras, “Non-Speculative Load-Load Reordering in TSO”. ISCA, 2017.

SQUASH AND RE-EXECUTE UPON INVALIDATION

- Current multicore avoid incorrect results
 - With the help of the **cache coherence protocol**

ly

sy


sx

lx

(1,0)


SQUASH AND RE-EXECUTE UPON INVALIDATION

- Current multicore avoid incorrect results
 - With the help of the **cache coherence protocol**




SQUASH AND RE-EXECUTE UPON INVALIDATION

- Current multicore avoid incorrect results
 - With the help of the **cache coherence protocol**




SQUASH AND RE-EXECUTE UPON INVALIDATION

- Current multicore avoid incorrect results
 - With the help of the **cache coherence protocol**




SQUASH AND RE-EXECUTE UPON INVALIDATION

- Current multicore avoid incorrect results
 - With the help of the **cache coherence protocol**





SQUASH AND RE-EXECUTE UPON EVICTIONS

- What happens when a cache block loaded by an M-spec load is **evicted**?
 - If the directory stops tracking the block, the M-spec load will not receive an invalidation



SQUASH AND RE-EXECUTE UPON EVICTIONS

- What happens when a cache block loaded by an M-spec load is **evicted**?
 - If the directory stops tracking the block, the M-spec load will not receive an invalidation



SQUASH AND RE-EXECUTE UPON EVICTIONS

- What happens when a cache block loaded by an M-spec load is **evicted**?
 - If the directory stops tracking the block, the M-spec load will not receive an invalidation
- Solution: Squash and re-execute upon evictions
 - This impacts the performance of **sequential** applications!



PROBLEMS OF SPECULATION

- Memory-related **speculation** is the **current solution** to have MLP and load→load

PROBLEMS OF SPECULATION

- Memory-related **speculation** is the **current solution** to have MLP and load→load
- Why is **good**?
 - Squashing is not frequent!

PROBLEMS OF SPECULATION

- Memory-related **speculation** is the **current solution** to have MLP and load→load
- Why is **good**?
 - Squashing is not frequent!
- Why is **bad**?
 - Speculative loads hold critical resources (LQ, RoB)
 - The processor needs to keep continuously the rollback path

PROBLEMS OF SPECULATION

- Memory-related **speculation** is the **current solution** to have MLP and load→load
- Why is **good**?
 - Squashing is not frequent!
- Why is **bad**?
 - Speculative loads hold critical resources (LQ, RoB)
 - The processor needs to keep continuously the rollback path

QUESTION

Can we execute loads **out of order**, **non-speculatively** and guaranteeing **load→load**?

OUTLINE

- 1 MEMORY CONSISTENCY AND PROGRAM ORDER
- 2 RELAXING PROGRAM ORDER WITH A STORE BUFFER
- 3 KEEPING PROGRAM ORDER VIA SPECULATION
- 4 A NON-SPECULATIVE SOLUTION: WRITERSBLOCK**
- 5 EVALUATION RESULTS
- 6 CONCLUSIONS

WRITERSBLOCK IN A NUTSHELL²

- WHAT?
 - Multiple loads executing simultaneously
 - Load→load
 - Without memory-related speculation
- HOW?
 - Blocking write requests
 - With the help of the **cache coherence protocol**

² A. Ros, T. E. Carlson, M. Alipour, and S. Kaxiras, “Non-Speculative Load-Load Reordering in TSO”. ISCA, 2017.


How?

- With the help of the cache coherence protocol

ly
sy
sx
lx
(1,0)



How?

- With the help of the cache coherence protocol




How?

- With the help of the cache coherence protocol




How?

- With the help of the cache coherence protocol




How?

- With the help of the cache coherence protocol




How?

- With the help of the cache coherence protocol



How?

- With the help of the cache coherence protocol
 - Blocking and **delaying** the remote write (WritersBlock)





How?

- With the help of the cache coherence protocol
 - Blocking and **delaying** the remote write (WritersBlock)
 - Until when?** Until the load stop being M-spec

LQ

ly	lx
----	----





How?

- With the help of the cache coherence protocol
 - Blocking and **delaying** the remote write (WritersBlock)
 - **Until when?** Until the load stop being M-spec

LQ

ly	lx
----	----






How?

- With the help of the cache coherence protocol
 - Blocking and **delaying** the remote write (WritersBlock)
 - Until when?** Until the load stop being M-spec


LQ

ly	lx
----	----




EVICIONS

- What happens upon an eviction? Do we squash loads?




EVICIONS

- What happens upon an eviction? Do we squash loads?
 - No, just need to guarantee that the invalidation will arrive upon a remote write



EVICCTIONS


- What happens upon an eviction? Do we squash loads?
 - No, just need to guarantee that the invalidation will arrive upon a remote write
- Solution:
 - Clean blocks implement **silent** evictions³



³ R. Fernandez-Pascual, A. Ros, and M. E. Acacio, “To Be Silent or Not: On the Impact of Evictions of Clean Data in Cache-Coherent Multicores”, Journal of Supercomputing, 2017.

EVICCTIONS


- What happens upon an eviction? Do we squash loads?
 - No, just need to guarantee that the invalidation will arrive upon a remote write
- Solution:
 - Clean blocks implement **silent** evictions³
 - Dirty blocks write back the data but **the directory still keeps track**



³ R. Fernandez-Pascual, A. Ros, and M. E. Acacio, “To Be Silent or Not: On the Impact of Evictions of Clean Data in Cache-Coherent Multicores”, Journal of Supercomputing, 2017.


DEADLOCK

- Blocking writes can cause **deadlocks**
 - If x and y are two words within the same cache line




DEADLOCK

- Blocking writes can cause **deadlocks**
 - If x and y are two words within the same cache line




DEADLOCK

- Blocking writes can cause **deadlocks**
 - If x and y are two words within the same cache line
 - Solution**: Blocked writes allow reads to be resolved




DEADLOCK

- Blocking writes can cause **deadlocks**
 - If x and y are two words within the same cache line
 - Solution**: Blocked writes allow reads to be resolved



DEADLOCK

- Blocking writes can cause **deadlocks**
 - If x and y are two words within the same cache line
 - Solution**: Blocked writes allow reads to be resolved



LIVELOCK

- Resolving reads while blocking writes can cause **livelock**
 - Resolving a read once the data has been invalidated will cause a second invalidation
 - **Blocked_i**, Read_j, Unblock_i, Invalidate_j, **Blocked_j**, ...

LIVELOCK

- Resolving reads while blocking writes can cause **livelock**
 - Resolving a read once the data has been invalidated will cause a second invalidation
 - **Blocked_i**, Read_j, Unblock_i, Invalidate_j, **Blocked_j**, ...
- **Solution**
 - Reads resolved through WritersBlock are non-cacheable
 - ⇒ No invalidations needed
 - and cannot resolve M-spec loads
 - ⇒ No invalidation will be received

DEADLOCK AVOIDANCE

- **WRITERSBLOCK** cause writes to be blocked
 - Until a load stop being M-speculative

DEADLOCK AVOIDANCE


- **WRITERSBLOCK** cause writes to be blocked
 - Until a load stop being M-speculative
- **Deadlock-free** condition:
 - ⇒ Loads are not stopped by pending write misses

DEADLOCK AVOIDANCE

- **WRITERSBLOCK** cause writes to be blocked
 - Until a load stop being M-speculative
- **Deadlock-free** condition:
 - ⇒ Loads are not stopped by pending write misses
- Other blocking causes and solutions:
 - MSHR address occupied by write miss
 - ⇒ Duplicate read-write MSHR allocation
 - Full directory/LLC
 - ⇒ Non-cacheable loads
 - Atomic Read-Modify-Write
 - ⇒ Non-speculative (ordered)

CASE OF USE: OUT-OF-ORDER COMMIT


- **Out-of-order commit**⁴ allows the processor to retire instructions from the reorder buffer (RoB) even if they are not at the head
- It **cannot** retire instructions that can be squashed



⁴ G. B. Bell and M. H. Lipasti, "Deconstructing Commit", ISPASS, 2004.

CASE OF USE: OUT-OF-ORDER COMMIT


- **Out-of-order commit**⁴ allows the processor to retire instructions from the reorder buffer (RoB) even if they are not at the head
- It **cannot** retire instructions that can be squashed
- **WRITERSBLOCK** allows the retirement of out-of-order loads
- Better RoB/LQ usage



⁴ G. B. Bell and M. H. Lipasti, "Deconstructing Commit", ISPASS, 2004.

CASE OF USE: OUT-OF-ORDER COMMIT

- **Out-of-order commit**⁴ allows the processor to retire instructions from the reorder buffer (RoB) even if they are not at the head
- It **cannot** retire instructions that can be squashed
- **WRITERSBLOCK** allows the retirement of out-of-order loads
- Better RoB/LQ usage



⁴ G. B. Bell and M. H. Lipasti, "Deconstructing Commit", ISPASS, 2004.

OUTLINE

- 1 MEMORY CONSISTENCY AND PROGRAM ORDER
- 2 RELAXING PROGRAM ORDER WITH A STORE BUFFER
- 3 KEEPING PROGRAM ORDER VIA SPECULATION
- 4 A NON-SPECULATIVE SOLUTION: WRITERSBLOCK
- 5 EVALUATION RESULTS**
- 6 CONCLUSIONS

SIMULATION ENVIRONMENT

- Simulator: GEMS + OoO processor (TSO)

SIMULATION ENVIRONMENT

- Simulator: GEMS + OoO processor (TSO)
- 16-core multicore
- Silvermont (32-entry RoB), Nehalem (128-entry RoB), and Haswell (192-entry RoB)

SIMULATION ENVIRONMENT

- Simulator: GEMS + OoO processor (TSO)
- 16-core multicore
- Silvermont (32-entry RoB), Nehalem (128-entry RoB), and Haswell (192-entry RoB)
- Benchmarks: Splash-3⁵ and Parsec-3.0

⁵ C. Sakalis, C. Leonardsson, S. Kaxiras, and A. Ros, “Splash-3: A Properly Synchronized Benchmark Suite for Contemporary Research”, ISPASS, 2016.

SIMULATION ENVIRONMENT

- Simulator: GEMS + OoO processor (TSO)
- 16-core multicore
- Silvermont (32-entry RoB), Nehalem (128-entry RoB), and Haswell (192-entry RoB)
- Benchmarks: Splash-3⁵ and Parsec-3.0
- Protocols
 - **DIRECTORY**: Directory-based MESI protocol
 - **WRITERSBLOCK**: Extensions to **DIRECTORY**

⁵ C. Sakalis, C. Leonardsson, S. Kaxiras, and A. Ros, “Splash-3: A Properly Synchronized Benchmark Suite for Contemporary Research”, ISPASS, 2016.


SIMULATION ENVIRONMENT

- Simulator: GEMS + OoO processor (TSO)
- 16-core multicore
- Silvermont (32-entry RoB), Nehalem (128-entry RoB), and Haswell (192-entry RoB)
- Benchmarks: Splash-3⁵ and Parsec-3.0
- Protocols
 - **DIRECTORY**: Directory-based MESI protocol
 - **WRITERSBLOCK**: Extensions to **DIRECTORY**
- Commit technique
 - **INORDERCOMMIT**
 - **OoOCOMMIT**

⁵ C. Sakalis, C. Leonardsson, S. Kaxiras, and A. Ros, “Splash-3: A Properly Synchronized Benchmark Suite for Contemporary Research”, ISPASS, 2016.


WRITERSBLOCK: BLOCKED WRITES

- Results for **INORDERCOMMIT**
- Normalized to **DIRECTORY**




WRITERSBLOCK: BLOCKED WRITES

- Results for **INORDERCOMMIT**
- Normalized to **DIRECTORY**
- The larger the RoB, the more loads executed out-of-order, and the more blocked writes




WRITERSBLOCK: BLOCKED WRITES

- Results for **INORDERCOMMIT**
- Normalized to **DIRECTORY**
- The larger the RoB, the more loads executed out-of-order, and the more blocked writes
- Less than 5 blocks per 10,000 stores, on average




WRITERSBLOCK: NON-CACHEABLE DATA

- Results for **INORDERCOMMIT**
- Normalized to **DIRECTORY**




WRITERSBLOCK: NON-CACHEABLE DATA

- Results for **INORDERCOMMIT**
- Normalized to **DIRECTORY**
- The larger the RoB, the more writes blocked, and the more non-cacheable data




WRITERSBLOCK: NON-CACHEABLE DATA

- Results for **INORDERCOMMIT**
- Normalized to **DIRECTORY**
- The larger the RoB, the more writes blocked, and the more non-cacheable data
- ≈ 1 non-cacheable data per 100,000 loads, on average




OUT-OF-ORDER COMMIT: PROCESSOR STALLS

- Normalized to DIRECTORY + INORDERCOMMIT




OUT-OF-ORDER COMMIT: PROCESSOR STALLS

- Normalized to DIRECTORY + INORDERCOMMIT
- INORDERCOMMIT
 - WRITERSBLOCK does not increase SQ stalls




OUT-OF-ORDER COMMIT: PROCESSOR STALLS

- Normalized to **DIRECTORY + INORDERCOMMIT**
- INORDERCOMMIT**
 - WRITERSBLOCK** does not increase SQ stalls
- OoOCOMMIT**
 - WRITERSBLOCK** reduces RoB and LQ stalls on average respect to **DIRECTORY**




OUT-OF-ORDER COMMIT: EXECUTION TIME

- Normalized to DIRECTORY + INORDERCOMMIT




OUT-OF-ORDER COMMIT: EXECUTION TIME

- Normalized to DIRECTORY + INORDERCOMMIT
- INORDERCOMMIT
 - WRITERSBLOCK does not harm performance on average respect to DIRECTORY



OUT-OF-ORDER COMMIT: EXECUTION TIME

- Normalized to **DIRECTORY + INORDERCOMMIT**
- **INORDERCOMMIT**
 - **WRITERSBLOCK** does not harm performance on average respect to **DIRECTORY**
- **OoOCommit**
 - **WRITERSBLOCK** improves performance by **11%** on average respect to **DIRECTORY**



OUTLINE

- 1 MEMORY CONSISTENCY AND PROGRAM ORDER
- 2 RELAXING PROGRAM ORDER WITH A STORE BUFFER
- 3 KEEPING PROGRAM ORDER VIA SPECULATION
- 4 A NON-SPECULATIVE SOLUTION: WRITERSBLOCK
- 5 EVALUATION RESULTS
- 6 CONCLUSIONS

CONCLUSIONS

With the help of the cache coherence protocol,
and without harming performance,
we can **execute** loads **out of order** and **without speculation**,
and obtaining results as if the loads were executed in order
(**LOAD**→**LOAD**)

CONCLUSIONS

With the help of the cache coherence protocol,
and without harming performance,
we can **execute** loads **out of order** and **without speculation**,
and obtaining results as if the loads were executed in order
(**LOAD**→**LOAD**)

Non-speculative loads can increase performance of
out-of-order commit by **11%**

NON-SPECULATIVE REORDERING OF MEMORY OPERATIONS WITH STRONG CONSISTENCY

Alberto Ros

Universidad de Murcia

November 29th, 2017