## HIGH-PERFORMANCE TIMELY PREFETCHING

#### Alberto Ros

University of Murcia, Spain

Dec 13, 2023

Alberto Ros

ERASMUS+ research talk, UBB

Dec 13, 2023 1 / 31

## About me

#### ACADEMIA

- PhD from the University of Murcia (UMU) in 2009
- Postdoctoral positions at
  - Technical University of Valencia, Spain (2009-2011)
  - Uppsala University, Sweden (2011-2012)
- Faculty at UMU since 2012

#### **2 Research**

- Researcher in the Computer Architecture and Parallel Systems (CAPS) group
- Since 2018 running an European Research Council (ERC) Consolidator Grant to improve the performance of multicore architectures

Dec 13, 2023 2 / 31

- Improving multi-core architectures
  - Fast communication among cores
    - $\rightarrow$  Efficicent cache coherence
  - Increasing core count
    - $\rightarrow$  Scalable cache coherence

- Improving multi-core architectures
  - Fast communication among cores
    - → Efficicent cache coherence
  - Increasing core count
    - $\rightarrow$  Scalable cache coherence
- Easy and efficient parallel programming
  - Memory consistency models and hardware implementation
  - Hardware transactional memory

- Improving multi-core architectures
  - Fast communication among cores
    - → Efficicent cache coherence
  - Increasing core count
    - $\rightarrow$  Scalable cache coherence
- Easy and efficient parallel programming
  - Memory consistency models and hardware implementation
  - Hardware transactional memory
- Software-hardware co-design
  - Help hardware with compile-time information

- Improving multi-core architectures
  - Fast communication among cores
    - → Efficicent cache coherence
  - Increasing core count
    - $\rightarrow$  Scalable cache coherence
- Easy and efficient parallel programming
  - Memory consistency models and hardware implementation
  - Hardware transactional memory
- Software-hardware co-design
  - · Help hardware with compile-time information
- Single-thread performance is still fundamental
  - Processor design and prediction mechanisms
  - Prefetching: Feed cores with enough instructions and data

・ロト ・同 ト ・ヨト ・ヨト ・クタや



 Processors need to access instructions and data from memory



3 > < 3

< < >> < <</>

ERASMUS+ research talk, UBB

-



- Processors need to access instructions and data from memory
- Ideally processors would need a very large memory with a low access latency



ERASMUS+ research talk, UBB

b) 4 (E) b)



- Processors need to access instructions and data from memory
- Ideally processors would need a very large memory with a low access latency
  - → Not possible due to technology limitations



ERASMUS+ research talk, UBB

▶ ∢ ⊒ ▶



- Processors need to access instructions and data from memory
- Ideally processors would need a very large memory with a low access latency
  - → Not possible due to technology limitations
- Multi-level cache hierarchies approach this goal thanks to instr./data locality





- Processors need to access instructions and data from memory
- Ideally processors would need a very large memory with a low access latency
  - → Not possible due to technology limitations
- Multi-level cache hierarchies approach this goal thanks to instr./data locality
  - $\rightarrow$  Still many long-latency accesses



ERASMUS+ research talk, UBB



- Processors need to access instructions and data from memory
- Ideally processors would need a very large memory with a low access latency
  - → Not possible due to technology limitations
- Multi-level cache hierarchies approach this goal thanks to instr./data locality
  - $\rightarrow$  Still many long-latency accesses
- Computer architects came with a solution to this problem: prefetching
  - → Predict which memory addresses will be accessed by the processor and fetch them before the processor requests them



물 이 이 문 이 물 일



• Prefetching is very different for instructions and data

ERASMUS+ research talk, UBB

Dec 13, 2023 5 / 31

-

315

A D A A B A A B A A



- Prefetching is very different for instructions and data
- Instructions
  - ightarrow Accesses to contiguous data blocks
  - → Branches, function calls, etc break contiguity



- Prefetching is very different for instructions and data
- Instructions
  - ightarrow Accesses to contiguous data blocks
  - → Branches, function calls, etc break contiguity
- Data
  - → Predictable when iterating regular data structures
  - $\rightarrow\,$  Hard to predict when using pointers or indirections

- Prefetching is very different for instructions and data
- Instructions
  - ightarrow Accesses to contiguous data blocks
  - → Branches, function calls, etc break contiguity
- Data
  - → Predictable when iterating regular data structures
  - $\rightarrow\,$  Hard to predict when using pointers or indirections
- The L1 caches are separate for instructions and data
  - → Eases separating instruction and data prefetching, at least at the L1 cache



A D b 4 A b



Alberto Ros

ERASMUS+ research talk, UBB

Dec 13, 2023 5 / 31

### IMPORTANCE OF PREFETCHING





Ayers et al. AsmDB: Understanding and Mitigating Front-End Stalls in

Warehouse-Scale Computers, ISCA 2019.

Alberto Ros

ERASMUS+ research talk, UBB

Dec 13, 2023 6 / 31

(ロ) (同) (E) (E) (E) (C)

## **IMPORTANCE OF PREFETCHING**



#### FRONT-END LATENCY (13.8%)

- Dominated by instruction cache (L1I) misses
  - Server and cloud apps getting larger, far from fitting in L1I
  - Hiting in the L2 or L3
- Latency more important than bandwidth
- Critical as processors need to keep the pipeline full

#### BACK-END MEMORY (20.5%)

- Due to data cache (L1D) misses
  - Many of them reaching main memory
- Cause significant stalls and late detection of BAD SPECULATION (15.4%)

- Commonly promoted/sponsored by industry: e.g., Intel, Google
- All contestants following the same rules and criteria



4 B 6 4 B 6

ERASMUS+ research talk. UBB



- Commonly promoted/sponsored by industry: e.g., Intel, Google
- All contestants following the same rules and criteria
- CHAMPIONSHIPS
  - 2009 1st Data Prefetching Championship (DPC-1)



**B N 4 B N** 

Image: A math



- Commonly promoted/sponsored by industry: e.g., Intel, Google
- All contestants following the same rules and criteria
- CHAMPIONSHIPS
  - 2009 1st Data Prefetching Championship (DPC-1)
  - 2015 2nd Data Prefetching Championship (DPC-2)



Image: A math



ERASMUS+ research talk, UBB

- Commonly promoted/sponsored by industry: e.g., Intel, Google
- All contestants following the same rules and criteria
- CHAMPIONSHIPS
  - 2009 1st Data Prefetching Championship (DPC-1)
  - 2015 2nd Data Prefetching Championship (DPC-2)
  - 2019 3rd Data Prefetching Championship (DPC-3)



Image: A math



ERASMUS+ research talk, UBB

(이 문) 이 문 이 문 (문)



- Commonly promoted/sponsored by industry: e.g., Intel, Google
- All contestants following the same rules and criteria
- CHAMPIONSHIPS
  - 2009 1st Data Prefetching Championship (DPC-1)
  - 2015 2nd Data Prefetching Championship (DPC-2)
  - 2019 3rd Data Prefetching Championship (DPC-3)
  - 2020 1st Instruction Prefetching Championship (IPC-1)



《曰》《圖》《曰》《曰》 드님



ERASMUS+ research talk, UBB

- Commonly promoted/sponsored by industry: e.g., Intel, Google
- All contestants following the same rules and criteria
- CHAMPIONSHIPS
  - 2009 1st Data Prefetching Championship (DPC-1)
  - 2015 2nd Data Prefetching Championship (DPC-2)
  - 2019 3rd Data Prefetching Championship (DPC-3)
  - 2020 1st Instruction Prefetching Championship (IPC-1)
  - 2021 1st ML-Data Prefetching Championship (ML-DPC)



《曰》《問》《曰》《曰》 (曰)







Dec 13, 2023 9 / 31

A B + 
A B +
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A



Alberto Ros

ERASMUS+ research talk, UBB

Dec 13, 2023 9 / 31





ERASMUS+ research talk, UBB

Dec 13, 2023 9 / 31





Alberto Ros

ERASMUS+ research talk, UBB

Dec 13, 2023 9 / 31





ERASMUS+ research talk, UBB

Dec 13, 2023 9 / 31





## **PREFETCHING METRICS**

#### • COVERAGE

Fraction of cache misses covered by the prefetch

 $Coverage = \frac{timely \ prefs}{timely \ prefs + cache \ misses}$ 

Indicator of performance benefits

ERASMUS+ research talk, UBB

## **PREFETCHING METRICS**

#### • COVERAGE

Fraction of cache misses covered by the prefetch

 $Coverage = \frac{timely \ prefs}{timely \ prefs + cache \ misses}$ 

Indicator of performance benefits

#### • ACCURACY

Fraction of useful prefetches

 $Accuracy = \frac{timely \ prefs + late \ prefs}{prefs \ to \ next \ cache \ level}$ 

Indicator of energy efficiency

Alberto Ros

ERASMUS+ research talk, UBB

Dec 13, 2023 10 / 31

(ロ) (同) (E) (E) (E) (C)

• Two prefetchers with a strong focus on timeliness

ERASMUS+ research talk, UBB

Dec 13, 2023 11 / 31

◆□▶ ◆□▶ ◆ヨ▶ ◆ヨ▶ ヨヨ やくや

#### • Two prefetchers with a strong focus on timeliness

- **1** The ENTANGLING Intruction Prefetcher
  - An L1I prefetcher
  - Winner of the IPC-1
  - Follow up papers published at ISCA'21 and IEEE TC'24

#### Two prefetchers with a strong focus on timeliness

- **1** The ENTANGLING Intruction Prefetcher
  - An L1I prefetcher
  - Winner of the IPC-1
  - Follow up papers published at ISCA'21 and IEEE TC'24
- 2 The BERTI Data Prefetcher
  - An L1D prefetcher published at MICRO'22
  - An early version participated in the DPC-3
  - A follow up version won the ML-DPC (without using ML)

ERASMUS+ research talk, UBB

#### Two prefetchers with a strong focus on timeliness

- **1** The ENTANGLING Intruction Prefetcher
  - An L1I prefetcher
  - Winner of the IPC-1
  - Follow up papers published at ISCA'21 and IEEE TC'24
- 2 The BERTI Data Prefetcher
  - An L1D prefetcher published at MICRO'22
  - An early version participated in the DPC-3
  - A follow up version won the ML-DPC (without using ML)

ERASMUS+ research talk, UBB

## THE ENTANGLING INSTRUCTION PREFETCHER

#### Alberto Ros Alexandra Jimborean

University of Murcia, Spain

Alberto Ros

ERASMUS+ research talk, UBB

Dec 13, 2023 12 / 31


Alberto Ros

ERASMUS+ research talk, UBB

Dec 13, 2023 13 / 31

三日 のへの

<ロ> <回> <回> <回> <回> <回>



Alberto Ros

ERASMUS+ research talk, UBB

Dec 13, 2023 13 / 31

글 🖒 글 님







Alberto Ros

ERASMUS+ research talk, UBB

Dec 13, 2023 14 / 31

ELE DQA

(a)



Alberto Ros

ERASMUS+ research talk, UBB

Dec 13, 2023 14 / 31

글 님

< A >



Alberto Ros

ERASMUS+ research talk, UBB

Dec 13, 2023 14 / 31

・ロト・日本・モート キャー ショー ショー



ERASMUS+ research talk, UBB

Dec 13, 2023 14 / 31

◆□▶ ◆□▶ ◆ヨ▶ ◆ヨ▶ ヨヨ やくや

• access a access b prefetch 1 access c access d access e fill access 1 hit done

ERASMUS+ research talk, UBB

Dec 13, 2023 14 / 31

◆□ > ◆母 > ◆臣 > ◆臣 > 臣目目 のへで



ERASMUS+ research talk, UBB

Dec 13, 2023 14 / 31

ELE DQA

イロト イポト イヨト イヨト





Quantum entanglement (Image: © MARK GARLICK/SCIENCE PHOTO LIBRARY/Getty)

< ロ > < 同 > < 回 > < 回 > :

ERASMUS+ research talk, UBB

Dec 13, 2023 14 / 31

EL OQA





Quantum entanglement (Image: © MARK GARLICK/SCIENCE PHOTO LIBRARY/Getty)

Image: A math

#### THE ENTANGLING PREFETCHER FOR INSTRUCTIONS

ERASMUS+ research talk, UBB

< ■ ▶ < ■ ▶ = ■ = ∽ へ ペ Dec 13, 2023 14 / 31





Alberto Ros

ERASMUS+ research talk, UBB

Dec 13, 2023 15 / 31

ELE DQA

< ロ > < 同 > < 回 > < 回 > < 回 > <



Alberto Ros

ERASMUS+ research talk. UBB

-Dec 13, 2023 15/31

1

→ ∃ → < ∃</p>



Alberto Ros

ERASMUS+ research talk, UBB

Dec 13, 2023 15 / 31

1

4 3 5 4 3



ERASMUS+ research talk, UBB

Dec 13, 2023 15 / 31

1

4 3 5 4 3

# WHAT TO PREFETCH ON AN ACCESS TO a?



Alberto Ros

ERASMUS+ research talk, UBB

Dec 13, 2023 16 / 31

EL OQA

## WHAT TO PREFETCH ON AN ACCESS TO a?



ERASMUS+ research talk, UBB

Dec 13, 2023 16 / 31

-

A B >
 A B >
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A

## WHAT TO PREFETCH ON AN ACCESS TO a?



ERASMUS+ research talk, UBB

Dec 13, 2023 16 / 31

-

A B + 
 A B +
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A

# **COMPRESSING DESTINATIONS**



Alberto Ros

ERASMUS+ research talk, UBB

Dec 13, 2023 17 / 31

# **COMPRESSING DESTINATIONS**



Alberto Ros

ERASMUS+ research talk, UBB

Dec 13, 2023 17 / 31

#### **COMPRESSING DESTINATIONS**



Alberto Ros

ERASMUS+ research talk, UBB

Dec 13, 2023 17 / 31















# BERTI: AN ACCURATE LOCAL-DELTA DATA PREFETCHER

Agustín Navarro-Torres<sup>1</sup> Biswabandan Panda<sup>2</sup> Jesús Alastruey-Benedé<sup>3</sup> Pablo Ibañez<sup>3</sup> Víctor Viñals-Yúfera<sup>3</sup> Alberto Ros<sup>1</sup>

> <sup>1</sup>University of Murcia, Spain <sup>2</sup>Indian Institute of Technology Bombay, India <sup>3</sup>University of Zaragoza, Spain

Alberto Ros

ERASMUS+ research talk, UBB

Dec 13, 2023 19 / 31

- An L1D prefetcher that orchestrates data prefetching from all cache levels
- Advantages of L1D prefetching
  - Training with all processor references
  - Using the Instruction Pointer (IP) information
  - Operating with virtual addresses: cross-page prefetching





Alberto Ros

ERASMUS+ research talk, UBB

Dec 13, 2023 21 / 31

-

#### **Definition of delta**





Alberto Ros

ERASMUS+ research talk, UBB

Dec 13, 2023 23 / 31

b) 4 (E) b)

#### Addresses reordered by the out-of-order processor



# Stride prefetch requires specific order Berti can prefetch with delta = 5, for example

Alberto Ros

ERASMUS+ research talk, UBB

Dec 13, 2023 24 / 31

b) 4 (E) b)





- Red line: best delta by BOP<sup>1</sup>, coverage: 2%
- Black lines: per-IP local deltas, coverage: 10%

 <sup>1</sup>Winner of 2nd Data Prefetching Championship (DPC-2)

 Alberto Ros

 ERASMUS+ research talk, UBB

 Dec 13, 2023
 25 / 31
Stride +2



Alberto Ros

ERASMUS+ research talk, UBB

Dec 13, 2023 26 / 31

Stride +2



How far in advance should I prefetch address 12? **Depends on its latency** 

Alberto Ros

ERASMUS+ research talk. UBB

-Dec 13, 2023 26/31

1.5

< < >> < <</>

#### TRAINING

- Measure fetch latency
- 2 Learn timely and accurate deltas
- Ompute coverage of deltas

History table			Table of deltas		
IP	@	Time	IP   Delta   Coverage   Destination		
A A	2 5	0 30			
В	10	50			

ERASMUS+ research talk. UBB

312 Dec 13, 2023 27/31

A 3 3 5

Berti: Accurate and timely local delta L1D prefetcher

#### TRAINING

- Measure fetch latency
- 2 Learn timely and accurate deltas
- Compute coverage of deltas



ERASMUS+ research talk, UBB

-

-

Berti: Accurate and timely local delta L1D prefetcher

### TRAINING

- Measure fetch latency
- 2 Learn timely and accurate deltas
- Compute coverage of deltas

History table			Table of deltas			
IP	@	Time	IP   Delta   Coverage   Destination			
A	2	0	A +10 1/1 (100%)			
A	5	30				
В	10	50				
Α	12	70				

ERASMUS+ research talk, UBB

Dec 13, 2023 27 / 31

### TRAINING

- Measure fetch latency
- 2 Learn timely and accurate deltas
- Ompute coverage of deltas



ERASMUS+ research talk. UBB

-

< E

### **ISSUING PREFETCH REQUESTS**

- Select deltas
- Orchestration

History table			Table of deltas			
IP	0	Time		elta	Coverage	Destination
A	2	0 30	A   - A   -	+10 +13	2/2 (100%) 1/2 (50%)	
В	10	50				
Α	12	70				
A	15	140				

ERASMUS+ research talk, UBB

Berti: Accurate and timely local delta L1D prefetcher

### **ISSUING PREFETCH REQUESTS**

- Select deltas
- Orchestration



ERASMUS+ research talk, UBB



ERASMUS+ research talk, UBB

Dec 13, 2023 28 / 31



ERASMUS+ research talk, UBB

Dec 13, 2023 28 / 31



Dec 13, 2023 28/31

#### BERTI: OVERALL PERFORMANCE



ERASMUS+ research talk, UBB

Dec 13, 2023 29 / 31

-

#### TAKE AWAY MESSAGE

- Prefetching is fundamental techique for high-performance
- Both intructions and data are amenable to prefetching
- Ideally, it is desirable to prefetch to L1
- Fetch latency plays an important for timely prefetching

#### HIGH-PERFORMANCE TIMELY PREFETCHING

#### Alberto Ros

University of Murcia, Spain

Thank you!

Alberto Ros

ERASMUS+ research talk, UBB



### **OVERVIEW: INSTRUCTION PREFETCHER**

- Server and cloud apps getting larger, far from fitting in L1I
  - $\Rightarrow$  stalls processor front-end, performance degradation

Image: A math

### **OVERVIEW: INSTRUCTION PREFETCHER**



- Server and cloud apps getting larger, far from fitting in L11
  stalls processor front-end, performance degradation
- Prefetching instructions is fundamental for performance
  - Even when a decoupled front-end is implemented

ERASMUS+ research talk, UBB

#### **OVERVIEW: INSTRUCTION PREFETCHER**

- Server and cloud apps getting larger, far from fitting in L11
  stalls processor front-end, performance degradation
- Prefetching instructions is fundamental for performance
  - Even when a decoupled front-end is implemented
- Our contribution: An ENTANGLING prefetcher
  - ENTANGLING: adaptive correlation based on latency
  - Winner of the 1st Instruction Prefetching Championship
  - A cost-effective prefetcher
  - Prefetcher code is available<sup>1</sup>

<sup>1</sup> https://github.com/alberto-ros/EntanglingInstructionPrefetcher

Alberto Ros

ERASMUS+ research talk, UBB

Dec 13, 2023 31 / 31

#### METHODOLOGY

- ChampSim develop branch (nov 2020)
- Baseline:
  - Sunny Cove-like system
  - Decoupled front-end (64-entry fetch queue)
  - 32KB L1I
- ENTANGLED:
  - History buffer: 16 entries
  - Entangled table: 2K, 4K and 8K entries
- Applications
  - 959 traces from the Championship Value Prediction (provided by Qualcomm)
  - Cloud Suite
- Analysis both for virtual and physical prefetching

### DESIGN OF THE ENTANGLING PREFETCHER



Alberto Ros

ERASMUS+ research talk, UBB

Dec 13, 2023 31 / 31

1.5

< < >> < <</>

### DESIGN OF THE ENTANGLING PREFETCHER



Alberto Ros

ERASMUS+ research talk, UBB

Dec 13, 2023 31 / 31

-

< < >> < <</>

## DESIGN OF THE ENTANGLING PREFETCHER - FINDING BASIC BLOCKS





Alberto Ros

ERASMUS+ research talk, UBB

# DESIGN OF THE ENTANGLING PREFETCHER - FINDING BASIC BLOCKS





Alberto Ros

ERASMUS+ research talk, UBB

# DESIGN OF THE ENTANGLING PREFETCHER - FINDING BASIC BLOCKS





Alberto Ros

ERASMUS+ research talk, UBB

# DESIGN OF THE ENTANGLING PREFETCHER - FINDING BASIC BLOCKS



Update basic block size (s)

ERASMUS+ research talk, UBB

Dec 13, 2023 31 / 31

-



Update basic block size (s)

ERASMUS+ research talk, UBB

Dec 13, 2023 31 / 31

ELE NOR

Image: A math



Alberto Bos

ERASMUS+ research talk, UBB



Update basic block size (s)

31/31



Update basic block size (s)

31/31





Update basic block size (s)



Update entangled destination  $(d_x)$ 



# DESIGN OF THE ENTANGLING PREFETCHER - ISSUING PREFETCHES

Update basic block size (s) L1-I access Entangled L1-I cache Basic block bb? way 0 way 1 way 7 Table head nev s d1 d2 size a 2 1 Update history ... . . . . . . History Miss **MSHR** Ē Latency Next cache level (L2) < A > A B > A B > -1

Update entangled destination  $(d_x)$ 

ERASMUS+ research talk, UBB

# DESIGN OF THE ENTANGLING PREFETCHER - ISSUING PREFETCHES

Update basic block size (s) L1-I access Entangled L1-I cache Basic block bb? way 0 way 1 way 7 Table head nev s d1 d2 size a 2 1 Update history . . . . . . . . . History Prefetches Miss PQ **MSHR** Ē Latency Next cache level (L2) < A > A B > A B > -1.2

Update entangled destination  $(d_x)$ 

ERASMUS+ research talk, UBB

# DESIGN OF THE ENTANGLING PREFETCHER - FIXING LATE PREFETCHES



Update entangled destination  $(d_x)$ 

Alberto Ros

ERASMUS+ research talk, UBB

# DESIGN OF THE ENTANGLING PREFETCHER - FIXING LATE PREFETCHES



Update entangled destination  $(d_x)$ 

Alberto Ros

ERASMUS+ research talk, UBB
## DESIGN OF THE ENTANGLING PREFETCHER -CONFIDENCE FOR ENTANGLED PAIRS

2-bit saturated Update basic block size (s) counter L1-I access - New pair: 3 - Late pref: --Basic block bb? - Wrong pref: --Entangled L1-I cache - Hit pref: ++ way 0 way 1 way 7 Table head nev  $d_1 d_2$ size a 2 🕅 Update history . . . . . . . . . 1 🗍 🦷 🦷 History ŤŢŢ Prefetches Miss PQ **MSHR** Ē Latency Next cache level (L2) (ロ) (同) (E) (E) (E) (C)

Update entangled destination  $(d_x)$ 

ERASMUS+ research talk, UBB

Dec 13, 2023 31 / 31

## DESIGN OF THE ENTANGLING PREFETCHER -CONFIDENCE FOR ENTANGLED PAIRS

Update basic block size (s) L1-I access Entangled L1-I cache Basic block bb? way 0 way 1 way 7 Table head nev s d1 d2 size a 21 Update history ... . . . ין די דאו History ŤĿĿĿ Prefetches Miss PQ **MSHR** Ē Latency - Access bit - Entangled-source ache level (L2) (ロ) (同) (E) (E) (E) (C) (C)

Update entangled destination  $(d_x)$ 

ERASMUS+ research talk, UBB

Dec 13, 2023 31 / 31

# DESIGN OF THE ENTANGLING PREFETCHER - MERGING BASIC BLOCKS

Update basic block size (s) L1-I access Entangled L1-I cache Basic block bb? way 0 way 1 way 7 Table head nev s d1 d2 size a 21 Update history . . . . . . . . . זר ז דוו History ŤĿĿĿ Prefetches Miss PQ **MSHR** Ē BB size Latency Next cache level (L2) 315

Update entangled destination  $(d_x)$ 

ERASMUS+ research talk, UBB

Dec 13, 2023 31 / 31

### DESIGN OF THE ENTANGLING PREFETCHER

Update entangled destination  $(d_x)$ 



ERASMUS+ research talk. UBB

-Dec 13, 2023 31/31

1

∃ ► < ∃ ►</p>

Image: A math

#### **CONCLUDING REMARKS**

- Timeliness as a key property
- Entangles heads of basic blocks to trigger timely prefetches
- Near ideal performance with just 40KB

ERASMUS+ research talk, UBB