

# HIGH-PERFORMANCE TIMELY PREFETCHING

Alberto Ros

University of Murcia, Spain

Dec 13, 2023

# ABOUT ME

## 1 ACADEMIA

- PhD from the **University of Murcia** (UMU) in 2009
- Postdoctoral positions at
  - Technical University of Valencia, Spain (2009-2011)
  - Uppsala University, Sweden (2011-2012)
- Faculty at UMU since 2012

## 2 RESEARCH

- Researcher in the **Computer Architecture and Parallel Systems** (CAPS) group
- Since 2018 running an European Research Council (**ERC**) **Consolidator Grant** to improve the performance of multicore architectures

# IMPROVING NEXT-GENERATION ARCHITECTURES

- 1 Improving **multi-core architectures**
  - **Fast communication** among cores
    - Efficient cache coherence
  - Increasing **core count**
    - Scalable cache coherence

# IMPROVING NEXT-GENERATION ARCHITECTURES

- ① Improving **multi-core architectures**
  - **Fast communication** among cores
    - Efficient cache coherence
  - Increasing **core count**
    - Scalable cache coherence
- ② Easy and efficient **parallel programming**
  - Memory consistency models and hardware implementation
  - Hardware transactional memory

# IMPROVING NEXT-GENERATION ARCHITECTURES


- 1 Improving **multi-core architectures**
  - **Fast communication** among cores
    - Efficient cache coherence
  - Increasing **core count**
    - Scalable cache coherence
- 2 Easy and efficient **parallel programming**
  - Memory consistency models and hardware implementation
  - Hardware transactional memory
- 3 **Software-hardware** co-design
  - Help hardware with compile-time information

# IMPROVING NEXT-GENERATION ARCHITECTURES

- 1 Improving **multi-core architectures**
  - **Fast communication** among cores
    - Efficient cache coherence
  - Increasing **core count**
    - Scalable cache coherence
- 2 Easy and efficient **parallel programming**
  - Memory consistency models and hardware implementation
  - Hardware transactional memory
- 3 **Software-hardware** co-design
  - Help hardware with compile-time information
- 4 **Single-thread performance** is still fundamental
  - Processor design and prediction mechanisms
  - Prefetching: Feed cores with enough instructions and data


# PREFETCHING

- Processors need to access **instructions** and **data** from memory



# PREFETCHING


- Processors need to access **instructions** and **data** from memory
- Ideally processors would need a very large memory with a low access latency






# PREFETCHING

- Processors need to access **instructions** and **data** from memory
- Ideally processors would need a very large memory with a low access latency
  - Not possible due to technology limitations




# PREFETCHING

- Processors need to access **instructions** and **data** from memory
- Ideally processors would need a very large memory with a low access latency
  - Not possible due to technology limitations
- Multi-level cache hierarchies approach this goal thanks to instr./data locality




# PREFETCHING

- Processors need to access **instructions** and **data** from memory
- Ideally processors would need a very large memory with a low access latency
  - Not possible due to technology limitations
- Multi-level cache hierarchies approach this goal thanks to instr./data locality
  - Still many long-latency accesses



# PREFETCHING

- Processors need to access **instructions** and **data** from memory
- Ideally processors would need a very large memory with a low access latency
  - Not possible due to technology limitations
- Multi-level cache hierarchies approach this goal thanks to instr./data locality
  - Still many long-latency accesses
- Computer architects came with a solution to this problem: **prefetching**
  - Predict **which** memory addresses will be accessed by the processor and fetch them **before** the processor requests them



# INSTRUCTION AND DATA PREFETCHING

- Prefetching is very different for **instructions** and **data**

# INSTRUCTION AND DATA PREFETCHING


- Prefetching is very different for **instructions** and **data**
- Instructions
  - Accesses to contiguous data blocks
  - Branches, function calls, etc break contiguity

# INSTRUCTION AND DATA PREFETCHING

- Prefetching is very different for **instructions** and **data**
- Instructions
  - Accesses to contiguous data blocks
  - Branches, function calls, etc break contiguity
- Data
  - Predictable when iterating regular data structures
  - Hard to predict when using pointers or indirections


# INSTRUCTION AND DATA PREFETCHING

- Prefetching is very different for **instructions** and **data**
- Instructions
  - Accesses to contiguous data blocks
  - Branches, function calls, etc break contiguity
- Data
  - Predictable when iterating regular data structures
  - Hard to predict when using pointers or indirections
- The L1 caches are separate for instructions and data
  - Eases separating instruction and data prefetching, at least at the L1 cache





# IMPORTANCE OF PREFETCHING



Source:

Ayers et al. *AsmDB: Understanding and Mitigating Front-End Stalls in Warehouse-Scale Computers*, ISCA 2019.

# IMPORTANCE OF PREFETCHING

## FRONT-END LATENCY (13.8%)


- Dominated by **instruction cache (L1I) misses**
  - Server and cloud apps getting larger, far from fitting in L1I
  - Hitting in the L2 or L3
- Latency more important than bandwidth
- Critical as processors need to keep the pipeline full

## BACK-END MEMORY (20.5%)

- Due to **data cache (L1D) misses**
  - Many of them reaching main memory
- Cause significant stalls  
and late detection of **BAD SPECULATION (15.4%)**


# PREFETCHING CHAMPIONSHIPS

- Commonly promoted/sponsored by **industry**: e.g., Intel, Google
- All contestants following the same rules and criteria




# PREFETCHING CHAMPIONSHIPS

- Commonly promoted/sponsored by **industry**: e.g., Intel, Google
- All contestants following the same rules and criteria
- CHAMPIONSHIPS
  - 2009 – 1st Data Prefetching Championship (DPC-1)




# PREFETCHING CHAMPIONSHIPS

- Commonly promoted/sponsored by **industry**: e.g., Intel, Google
- All contestants following the same rules and criteria
- **CHAMPIONSHIPS**
  - 2009 – 1st Data Prefetching Championship (DPC-1)
  - 2015 – 2nd Data Prefetching Championship (DPC-2)




# PREFETCHING CHAMPIONSHIPS

- Commonly promoted/sponsored by **industry**: e.g., Intel, Google
- All contestants following the same rules and criteria
- **CHAMPIONSHIPS**
  - 2009 – 1st Data Prefetching Championship (DPC-1)
  - 2015 – 2nd Data Prefetching Championship (DPC-2)
  - 2019 – 3rd Data Prefetching Championship (DPC-3)




# PREFETCHING CHAMPIONSHIPS

- Commonly promoted/sponsored by **industry**: e.g., Intel, Google
- All contestants following the same rules and criteria
- **CHAMPIONSHIPS**
  - 2009 – 1st Data Prefetching Championship (DPC-1)
  - 2015 – 2nd Data Prefetching Championship (DPC-2)
  - 2019 – 3rd Data Prefetching Championship (DPC-3)
  - 2020 – 1st Instruction Prefetching Championship (IPC-1)




# PREFETCHING CHAMPIONSHIPS

- Commonly promoted/sponsored by **industry**: e.g., Intel, Google
- All contestants following the same rules and criteria
- **CHAMPIONSHIPS**
  - 2009 – 1st Data Prefetching Championship (DPC-1)
  - 2015 – 2nd Data Prefetching Championship (DPC-2)
  - 2019 – 3rd Data Prefetching Championship (DPC-3)
  - 2020 – 1st Instruction Prefetching Championship (IPC-1)
  - 2021 – 1st ML-Data Prefetching Championship (ML-DPC)







# WHICH AND WHEN (TIMELINESS) TO PREFETCH




# WHICH AND WHEN (TIMELINESS) TO PREFETCH




# WHICH AND WHEN (TIMELINESS) TO PREFETCH



# WHICH AND WHEN (TIMELINESS) TO PREFETCH



# WHICH AND WHEN (TIMELINESS) TO PREFETCH



# PREFETCHING METRICS

- **COVERAGE**

- Fraction of cache misses covered by the prefetch

$$Coverage = \frac{timely\ prefs}{timely\ prefs + cache\ misses}$$

- Indicator of **performance benefits**

# PREFETCHING METRICS

- COVERAGE

- Fraction of cache misses covered by the prefetch

$$Coverage = \frac{timely\ prefs}{timely\ prefs + cache\ misses}$$

- Indicator of performance benefits

- ACCURACY

- Fraction of useful prefetches

$$Accuracy = \frac{timely\ prefs + late\ prefs}{prefs\ to\ next\ cache\ level}$$

- Indicator of energy efficiency

# TIMELINESS IS THE KEY PROPERTY

- Two prefetchers with a strong focus on **timeliness**



# TIMELINESS IS THE KEY PROPERTY

- Two prefetchers with a strong focus on **timeliness**
  - ① The **ENTANGLING** Instruction Prefetcher
    - An L1I prefetcher
    - **Winner** of the IPC-1
    - Follow up papers published at ISCA'21 and IEEE TC'24

# TIMELINESS IS THE KEY PROPERTY

- Two prefetchers with a strong focus on **timeliness**
  - 1 The **ENTANGLING** Instruction Prefetcher
    - An L1I prefetcher
    - **Winner** of the IPC-1
    - Follow up papers published at ISCA'21 and IEEE TC'24
  - 2 The **BERTI** Data Prefetcher
    - An L1D prefetcher published at MICRO'22
    - An early version participated in the DPC-3
    - A follow up version **won** the ML-DPC (without using ML)

# TIMELINESS IS THE KEY PROPERTY


- Two prefetchers with a strong focus on **timeliness**
  - 1 The **ENTANGLING** Instruction Prefetcher
    - An L1I prefetcher
    - **Winner** of the IPC-1
    - Follow up papers published at **ISCA'21** and **IEEE TC'24**
  - 2 The **BERTI** Data Prefetcher
    - An L1D prefetcher published at **MICRO'22**
    - An early version participated in the DPC-3
    - A follow up version **won** the ML-DPC (without using ML)

# THE ENTANGLING INSTRUCTION PREFETCHER


Alberto Ros    Alexandra Jimborean

University of Murcia, Spain


# MOTIVATION: TIMELINESS




# MOTIVATION: TIMELINESS



# MOTIVATION: TIMELINESS



# MOTIVATION: TIMELINESS



Timely prefetches  
for all misses:  
**Coverage 100%**

And only for misses:  
**Accuracy 100%**



# CONCEPT OF ENTANGLED ACCESSSES



# CONCEPT OF ENTANGLED ACCESSSES

prefetch 1



access 1

miss




fill  
done


# CONCEPT OF ENTANGLED ACCESSSES




# CONCEPT OF ENTANGLED ACCESSSES





# CONCEPT OF ENTANGLED ACCESSSES



# CONCEPT OF ENTANGLED ACCESSSES



# CONCEPT OF ENTANGLED ACCESSSES





Quantum entanglement

(Image: © MARK GARLICK/SCIENCE

PHOTO LIBRARY/Getty)

# CONCEPT OF ENTANGLED ACCESSSES



Quantum entanglement



(Image: © MARK GARLICK/SCIENCE

PHOTO LIBRARY/Getty)



## THE ENTANGLING PREFETCHER FOR INSTRUCTIONS





# ENTANGLING CACHE LINES HEAD OF BASIC BLOCKS





# ENTANGLING CACHE LINES HEAD OF BASIC BLOCKS




# ENTANGLING CACHE LINES HEAD OF BASIC BLOCKS




# ENTANGLING CACHE LINES HEAD OF BASIC BLOCKS




# WHAT TO PREFETCH ON AN ACCESS TO a?



# WHAT TO PREFETCH ON AN ACCESS TO a?



# WHAT TO PREFETCH ON AN ACCESS TO a?




# COMPRESSING DESTINATIONS







	m	destination	conf
Mode 1	3	58	2




# COMPRESSING DESTINATIONS




# COMPRESSING DESTINATIONS




## RESULTS: IPC VS MEMORY OVERHEAD




## RESULTS: IPC VS MEMORY OVERHEAD




## RESULTS: IPC VS MEMORY OVERHEAD




## RESULTS: IPC VS MEMORY OVERHEAD



## RESULTS: IPC VS MEMORY OVERHEAD




## RESULTS: IPC VS MEMORY OVERHEAD





## RESULTS: IPC VS MEMORY OVERHEAD



# BERTI: AN ACCURATE LOCAL-DELTA DATA PREFETCHER

Agustín Navarro-Torres<sup>1</sup> Biswabandan Panda<sup>2</sup>  
Jesús Alastruey-Benedé<sup>3</sup> Pablo Ibañez<sup>3</sup>  
Víctor Viñals-Yúfera<sup>3</sup> Alberto Ros<sup>1</sup>

<sup>1</sup>University of Murcia, Spain


<sup>2</sup>Indian Institute of Technology Bombay, India

<sup>3</sup>University of Zaragoza, Spain



## BERTI: ACCURATE AND TIMELY LOCAL DELTA L1D PREFETCHER

- An L1D prefetcher that orchestrates data prefetching from all cache levels
- Advantages of L1D prefetching
  - Training with all processor references
  - Using the Instruction Pointer (IP) information
  - Operating with virtual addresses: cross-page prefetching

## Definition of delta




## Definition of delta



# BERTI: ACCURATE AND TIMELY LOCAL DELTA L1D PREFETCHER


Stride: **+1, +3, +5**



With which delta should I prefetch?  
**delta = 1 + 3 + 5 = 9** → **always hit**


# BERTI: ACCURATE AND TIMELY LOCAL DELTA L1D PREFETCHER

Addresses reordered by the **out-of-order** processor



Stride prefetch requires specific order  
**Berti can prefetch with  $\delta = 5$ , for example**

# BERTI: ACCURATE AND TIMELY LOCAL DELTA L1D PREFETCHER




- **Red line**: best delta by BOP<sup>1</sup>, coverage: 2%
- **Black lines**: per-IP local deltas, coverage: 10%

<sup>1</sup>Winner of 2nd Data Prefetching Championship (DPC-2)



# BERTI: ACCURATE AND TIMELY LOCAL DELTA L1D PREFETCHER


Stride **+2**



How far in advance should I prefetch address 12?

# BERTI: ACCURATE AND TIMELY LOCAL DELTA L1D PREFETCHER

Stride **+2**



How far in advance should I prefetch address 12?  
**Depends on its latency**

## TRAINING

- 1 Measure fetch latency
- 2 Learn timely and accurate deltas
- 3 Compute coverage of deltas

History table		
IP	@	Time
A	2	0
A	5	30
B	10	50

Table of deltas			
IP	Delta	Coverage	Destination

# BERTI: ACCURATE AND TIMELY LOCAL DELTA L1D PREFETCHER

## TRAINING

- 1 Measure fetch latency
- 2 Learn timely and accurate deltas
- 3 Compute coverage of deltas

History table		
IP	@	Time
A	2	0
A	5	30
B	10	50
<b>A</b>	<b>12</b>	<b>70</b>


**+10** 

Table of deltas			
IP	Delta	Coverage	Destination

# BERTI: ACCURATE AND TIMELY LOCAL DELTA L1D PREFETCHER

## TRAINING

- 1 Measure fetch latency
- 2 Learn timely and accurate deltas
- 3 Compute coverage of deltas

History table		
IP	@	Time
A	2	0
A	5	30
B	10	50
<b>A</b>	<b>12</b>	<b>70</b>

Table of deltas			
IP	Delta	Coverage	Destination
<b>A</b>	<b>+10</b>	<b>1/1 (100%)</b>	

# BERTI: ACCURATE AND TIMELY LOCAL DELTA L1D PREFETCHER

## TRAINING

- 1 Measure fetch latency
- 2 Learn timely and accurate deltas
- 3 Compute coverage of deltas

History table		
IP	@	Time
A	2	0
A	5	30
B	10	50
A	12	70
<b>A</b>	<b>15</b>	<b>140</b>

**+10, +13**




Table of deltas			
IP	Delta	Coverage	Destination
<b>A</b>	<b>+10</b>	<b>2/2 (100%)</b>	
<b>A</b>	<b>+13</b>	<b>1/2 (50%)</b>	

## ISSUING PREFETCH REQUESTS

- 1 Select deltas
- 2 Orchestration

History table		
IP	@	Time
A	2	0
A	5	30
B	10	50
A	12	70
A	15	140

Table of deltas			
IP	Delta	Coverage	Destination
A	+10	2/2 (100%)	
A	+13	1/2 (50%)	

## ISSUING PREFETCH REQUESTS

- 1 Select deltas
- 2 Orchestration

History table		
IP	@	Time
A	2	0
A	5	30
B	10	50
A	12	70
A	15	140

Table of deltas			
IP	Delta	Coverage	Destination
A	+10	2/2 (100%)	L1D
A	+13	1/2 (50%)	L2


*Coverage*

> **65%** → L1D


> **35%** → L2




# BERTI: ACCURATE AND TIMELY LOCAL DELTA L1D PREFETCHER



# BERTI: ACCURATE AND TIMELY LOCAL DELTA L1D PREFETCHER




# BERTI: ACCURATE AND TIMELY LOCAL DELTA L1D PREFETCHER



**Improved accuracy reduces  
BW overhead and L1D pollution**

## BERTI: OVERALL PERFORMANCE



## TAKE AWAY MESSAGE

- Prefetching is fundamental technique for high-performance
- Both **instructions** and **data** are amenable to prefetching
- Ideally, it is desirable to prefetch to L1
- Fetch latency plays an important for **timely** prefetching

# HIGH-PERFORMANCE TIMELY PREFETCHING

Alberto Ros

University of Murcia, Spain

Thank you!

# OVERVIEW: INSTRUCTION PREFETCHER

- Server and cloud apps getting larger, far from fitting in L1  
 ⇒ stalls processor front-end, performance degradation

# OVERVIEW: INSTRUCTION PREFETCHER

- Server and cloud apps getting larger, far from fitting in L1
  - ⇒ stalls processor front-end, performance degradation
  
- Prefetching instructions is fundamental for performance
  - Even when a decoupled front-end is implemented



# OVERVIEW: INSTRUCTION PREFETCHER


- Server and cloud apps getting larger, far from fitting in L1
  - ⇒ stalls processor front-end, performance degradation
- Prefetching instructions is fundamental for performance
  - Even when a decoupled front-end is implemented
- Our contribution: An **ENTANGLING** prefetcher
  - **ENTANGLING**: adaptive correlation based on latency
  - **Winner** of the 1st Instruction Prefetching Championship
  - A **cost-effective** prefetcher
  - Prefetcher code is **available**<sup>1</sup>

<sup>1</sup> <https://github.com/alberto-ros/EntanglingInstructionPrefetcher>


# METHODOLOGY

- **ChampSim** develop branch (nov 2020)
- **Baseline:**
  - Sunny Cove-like system
  - Decoupled front-end (64-entry fetch queue)
  - 32KB L1I
- **ENTANGLED:**
  - *History buffer*: 16 entries
  - *Entangled table*: 2K, 4K and 8K entries
- **Applications**
  - 959 traces from the Championship Value Prediction (provided by Qualcomm)
  - Cloud Suite
- **Analysis** both for virtual and physical prefetching

# DESIGN OF THE ENTANGLING PREFETCHER




# DESIGN OF THE ENTANGLING PREFETCHER




# DESIGN OF THE ENTANGLING PREFETCHER - FINDING BASIC BLOCKS

0	a
1	b c d
2	e
0	1

L1-I access




# DESIGN OF THE ENTANGLING PREFETCHER - FINDING BASIC BLOCKS




# DESIGN OF THE ENTANGLING PREFETCHER - FINDING BASIC BLOCKS

0	a
1	b c d
2	e
0	1

L1-I access




# DESIGN OF THE ENTANGLING PREFETCHER - FINDING BASIC BLOCKS







# DESIGN OF THE ENTANGLING PREFETCHER - ENTANGLING CACHE LINES




# DESIGN OF THE ENTANGLING PREFETCHER - ENTANGLING CACHE LINES




# DESIGN OF THE ENTANGLING PREFETCHER - ENTANGLING CACHE LINES




# DESIGN OF THE ENTANGLING PREFETCHER - ENTANGLING CACHE LINES




# DESIGN OF THE ENTANGLING PREFETCHER - ENTANGLING CACHE LINES




# DESIGN OF THE ENTANGLING PREFETCHER - ENTANGLING CACHE LINES



# DESIGN OF THE ENTANGLING PREFETCHER - ENTANGLING CACHE LINES




# DESIGN OF THE ENTANGLING PREFETCHER - ENTANGLING CACHE LINES







# DESIGN OF THE ENTANGLING PREFETCHER - ISSUING PREFETCHES




# DESIGN OF THE ENTANGLING PREFETCHER - ISSUING PREFETCHES




# DESIGN OF THE ENTANGLING PREFETCHER - FIXING LATE PREFETCHES




# DESIGN OF THE ENTANGLING PREFETCHER - FIXING LATE PREFETCHES




# DESIGN OF THE ENTANGLING PREFETCHER - CONFIDENCE FOR ENTANGLED PAIRS




# DESIGN OF THE ENTANGLING PREFETCHER - CONFIDENCE FOR ENTANGLED PAIRS



# DESIGN OF THE ENTANGLING PREFETCHER - MERGING BASIC BLOCKS



# DESIGN OF THE ENTANGLING PREFETCHER





## CONCLUDING REMARKS

- **Timeliness** as a key property
- **Entangles** heads of basic blocks to trigger timely prefetches
- Near **ideal** performance with just 40KB