CACHE COHERENCE, MEMORY CONSISTENCY, AND THEIR INTERACTION

Alberto Ros

Universidad de Murcia aros@um.es

15th of June, 2017



UPMARC Summer School @ Uppsala

WHY MULTICORE?

- UPMARC Summer School on Multicore Computing
- Why do we need multicores?
 - Need for higher performance
 - Increase frequency
 - $\bullet \ \ \text{Increase transistor count} \rightarrow \text{Moore's law}$
 - ... but also for energy efficient





POWER CONSUMPTION PROBLEM





UPMARC Summer School @ Uppsala

15th of June, 2017 3 / 69

NEED FOR MULTICORES

35 YEARS OF MICROPROCESSOR TREND DATA





- Most multicores support shared memory in hardware
 - Single shared address space for all cores
 - Communication among cores through reads and writes
 - Eases programming



- Most multicores support shared memory in hardware
 - Single shared address space for all cores
 - Communication among cores through reads and writes
 - Eases programming
- How to write correct (parallel) programs?
- What is a correct (parallel) program?



- Most multicores support shared memory in hardware
 - Single shared address space for all cores
 - Communication among cores through reads and writes
 - Eases programming
- How to write correct (parallel) programs?
- What is a correct (parallel) program?
 - Memory consistency model: defines correct behavior of reads and writes (e.g. the value(s) that each read can get)
 - Must be simple / intuitive





- Memory consistency model: defines correct program behavior
- Cache coherence protocol: eases the implementation of a consistency model
 - Makes caches in a shared memory multicore functionally invisible (timing can be inferred)





- Memory consistency model: defines correct program behavior
- Cache coherence protocol: eases the implementation of a consistency model
 - Makes caches in a shared memory multicore functionally invisible (timing can be inferred)



This lecture is about coherence, consistency, and their interaction



OUTLINE





3 COHERENCE-CONSISTENCY INTERACTION

OPEN RESEARCH QUESTIONS



OUTLINE



2 Memory consistency

3 COHERENCE-CONSISTENCY INTERACTION

OPEN RESEARCH QUESTIONS



- Caches are fundamental for high performance
- In multicore processors caches can cause incoherences
 - \rightarrow Two cores see different values of a data at the same time
- Example: bank account





- Caches are fundamental for high performance
- In multicore processors caches can cause incoherences
 - \rightarrow Two cores see different values of a data at the same time
- Example: bank account





- Caches are fundamental for high performance
- In multicore processors caches can cause incoherences
 - \rightarrow Two cores see different values of a data at the same time
- Example: bank account





- Caches are fundamental for high performance
- In multicore processors caches can cause incoherences
 - \rightarrow Two cores see different values of a data at the same time
- Example: bank account





- Caches are fundamental for high performance
- In multicore processors caches can cause incoherences
 - \rightarrow Two cores see different values of a data at the same time
- Example: bank account





- Caches are fundamental for high performance
- In multicore processors caches can cause incoherences
 - \rightarrow Two cores see different values of a data at the same time
- Example: bank account





- Caches are fundamental for high performance
- In multicore processors caches can cause incoherences
 - \rightarrow Two cores see different values of a data at the same time
- Example: bank account



Incoherence!



Cache coherence

INTRODUCTION TO CACHE COHERENCE

• The cache coherence protocol makes caches in a shared memory functionally invisible



- Data appear to be in a single location
- Operates per address \rightarrow each address is treated as independent





Two invariants suffice to accomplish the coherence goal

1. SWMR: SINGLE-WRITER-MULTIPLE-READER

For any given memory location, at any given moment in time, there is either a single core that may write it (and that may also read it) or some number of cores that may read it



















Two invariants suffice to accomplish the coherence goal

1. SWMR: SINGLE-WRITER-MULTIPLE-READER For any given memory location, at any given moment in time, there is either a single core that may write it (and that may also read it) or some number of cores that may read it C0 C0</

2. DATA VALUE

The value of a memory location at the start of an epoch is the same as the value of the memory location at the end of its last read–write epoch





Two invariants suffice to accomplish the coherence goal

1. SWMR: SINGLE-WRITER-MULTIPLE-READER

For any given memory location, at any given moment in time, there is either a single core that may write it (and that may also read it) or some number of cores that may read it

2. Data value

The value of a memory location at the start of an epoch is the same as the value of the memory location at the end of its last read–write epoch





Read-only permission by all cores

- Load operations require read-only permission to perform
 - Perform: load the data from memory into a register
- Read-write permission by one core
 - Store operations require read-write permission to perform
 - Perform: write the data to memory



- Read-only permission by all cores
 - Load operations require read-only permission to perform
 - Perform: load the data from memory into a register
- Read-write permission by one core
 - Store operations require read-write permission to perform
 - Perform: write the data to memory
- Single-core read-write permission obtained through invalidation



- Read-only permission by all cores
 - Load operations require read-only permission to perform
 - Perform: load the data from memory into a register
- Read-write permission by one core
 - Store operations require read-write permission to perform
 - Perform: write the data to memory
- Single-core read-write permission obtained through invalidation
- At which granularity are permissions granted?
 - In theory, it is possible at the finest granularity (1 byte)



- Read-only permission by all cores
 - Load operations require read-only permission to perform
 - Perform: load the data from memory into a register
- Read-write permission by one core
 - Store operations require read-write permission to perform
 - Perform: write the data to memory
- Single-core read-write permission obtained through invalidation
- At which granularity are permissions granted?
 - In theory, it is possible at the finest granularity (1 byte)
 - In practice, this is too expensive.
 - A directory keeps track of all permissions per core and coherence unit
 - Caches store data at block granularity
 - Solution: the coherence unit is the memory block, e.g., 64 bytes



• Each memory block can have the following attributes



- Each memory block can have the following attributes
 - VALIDITY: it has a valid copy (may have read-only permission)



- Each memory block can have the following attributes
 - VALIDITY: it has a valid copy (may have read-only permission)
 - EXCLUSIVITY: it is the one copy (may have read-write permission)



- Each memory block can have the following attributes
 - VALIDITY: it has a valid copy (may have read-only permission)
 - EXCLUSIVITY: it is the one copy (may have read-write permission)
 - DIRTINESS: it has been locally modified



- Each memory block can have the following attributes
 - VALIDITY: it has a valid copy (may have read-only permission)
 - EXCLUSIVITY: it is the one copy (may have read-write permission)
 - DIRTINESS: it has been locally modified
 - OWNERSHIP: it will be provide the data on a request


STANDARD IMPLEMENTATION

- Each memory block can have the following attributes
 - VALIDITY: it has a valid copy (may have read-only permission)
 - EXCLUSIVITY: it is the one copy (may have read-write permission)
 - DIRTINESS: it has been locally modified
 - OWNERSHIP: it will be provide the data on a request
- SWMR invariant → VALIDITY and EXCLUSIVITY attributes





STANDARD IMPLEMENTATION

• Each memory block can have the following attributes

- VALIDITY: it has a valid copy (may have read-only permission)
- EXCLUSIVITY: it is the one copy (may have read-write permission)
- DIRTINESS: it has been locally modified
- OWNERSHIP: it will be provide the data on a request
- SWMR invariant → VALIDITY and EXCLUSIVITY attributes
- Data value invariant → DIRTINESS and OWNERSHIP attributes





A SIMPLE MSI PROTOCOL

- Blocks can be in a particular state (a collection of attributes)
- Each memory has a coherence controller
 - State, event, action
- One of the simplest protocols have 3 states: MSI
 - M (Modified): VALIDITY, EXCLUSIVITY, DIRTINESS, and OWNERSHIP
 - S (Shared): VALIDITY
 - I (Invalid): None



A MESI PROTOCOL

- MSI is inefficient for sequential applications
- The E state was introduced to avoid write-after-read to incur two cache misses (read-only permission and read-write permission)
- The states of the MESI protocol are:
 - M (Modified): VALIDITY, EXCLUSIVITY, DIRTINESS, and OWNERSHIP
 - E (Exclusive): VALIDITY, EXCLUSIVITY, and possibly OWNERSHIP
 - S (Shared): VALIDITY
 - I (Invalid): None



A MOESI PROTOCOL

- The owner state was introduced for multiprocessors with high access latency to shared memory
 - But it increases indirection
- The states of the MOESI protocol are:
 - M (Modified): VALIDITY, EXCLUSIVITY, DIRTINESS, and OWNERSHIP
 - O (Owner): VALIDITY, DIRTINESS, and OWNERSHIP
 - E (Exclusive): VALIDITY, EXCLUSIVITY, and possibly OWNERSHIP
 - S (Shared): VALIDITY
 - I (Invalid): None



TRANSIENT STATES AND COMPLEXITY

TABLE 8.1: MSI Directory Protocol—Cache Controller												
	load	store	replacement	Fwd-GetS	Fwd-GetM	Inv	Put-Ack	Data from Dir (ack=0)	Data from Dir (ack>0)	Data from Owner	Inv-Ack	Last-Inv-Ack
I	send GetS to Dir/IS ^D	send GetM to Dir/IM ^{AD}										
IS^D	stall	stall	stall			stall		-/S		-/S		
IM ^{AD}	stall	stall	stall	stall	stall			-/M	-/IM ^A	-/M	ack	
IM^{Λ}	stall	stall	stall	stall	stall						ack	-/M
S	hit	send GetM to Dir/SM ^{AD}	send PutS to Dir/SI ^A			send Inv-Ack to Req/I						
SM ^{AD}	hit	stall	stall	stall	stall	send Inv-Ack to Req/IM ^{AD}		-/M	-/SM ^A	-/M	ack	
SM^A	hit	stall	stall	stall	stall						ack	-/M
М	hit	hit	send PutM+data to Dir/MI ^A	send data to Req and Dir/S	send data to Req/I							
MI ^A	stall	stall	stall	send data to Req and Dir/SI ^A	send data to Req/II ^A		-/I					
SI ^A	stall	stall	stall			send Inv-Ack to Req/II ^A	-/I					
II ^A	stall	stall	stall				-/I					

Source: ¹ D. Sorin, M. D. Hill, D. A. Wood "A Primer on Memory Consistency and Cache

Coherence", 2011.



- Load operations require read permission to perform
- If the cache has not read permission \Rightarrow cache miss
- A read miss coherence transaction is generated



- Load operations require read permission to perform
- If the cache has not read permission \Rightarrow cache miss
- A read miss coherence transaction is generated

THE LLC HAS THE	E OWNERSHIP
load	
T 1	
	LLC
LC = Last Level Cache	



- Load operations require read permission to perform
- If the cache has not read permission \Rightarrow cache miss
- A read miss coherence transaction is generated





- Load operations require read permission to perform
- If the cache has not read permission \Rightarrow cache miss
- A read miss coherence transaction is generated





- Load operations require read permission to perform
- If the cache has not read permission \Rightarrow cache miss
- A read miss coherence transaction is generated





- Load operations require read permission to perform
- If the cache has not read permission \Rightarrow cache miss
- A read miss coherence transaction is generated





- Load operations require read permission to perform
- If the cache has not read permission \Rightarrow cache miss
- A read miss coherence transaction is generated





- Load operations require read permission to perform
- If the cache has not read permission \Rightarrow cache miss
- A read miss coherence transaction is generated





- Store operations require write permission to perform
- If the cache has not write permission \Rightarrow cache miss
- A write miss coherence transaction is generated



- Store operations require write permission to perform
- If the cache has not write permission \Rightarrow cache miss
- A write miss coherence transaction is generated

THE LLC HAS THE C	OWNERSHIP
store	
TI	TI
LLC	



- Store operations require write permission to perform
- If the cache has not write permission \Rightarrow cache miss
- A write miss coherence transaction is generated

THE LLC HAS THE OW	/NERSHIP
store	
TI	T 1
7. Qui	
¹² / _{1LC}	



- Store operations require write permission to perform
- If the cache has not write permission \Rightarrow cache miss
- A write miss coherence transaction is generated





- Store operations require write permission to perform
- If the cache has not write permission \Rightarrow cache miss
- A write miss coherence transaction is generated





- Store operations require write permission to perform
- If the cache has not write permission \Rightarrow cache miss
- A write miss coherence transaction is generated





- Store operations require write permission to perform
- If the cache has not write permission \Rightarrow cache miss
- A write miss coherence transaction is generated





- Store operations require write permission to perform
- If the cache has not write permission \Rightarrow cache miss
- A write miss coherence transaction is generated





- Store operations require write permission to perform
- If the cache has not write permission \Rightarrow cache miss
- A write miss coherence transaction is generated





- Store operations require write permission to perform
- If the cache has not write permission \Rightarrow cache miss
- A write miss coherence transaction is generated





- Noisy cache evictions generate coherence messages
- Noisy cache evictions are mandatory when the block has DIRTINESS OF OWNERSHIP properties
 - To ensure the data value invariant
- They tell the directory not to track the copy anymore



- Noisy cache evictions generate coherence messages
- Noisy cache evictions are mandatory when the block has DIRTINESS OF OWNERSHIP properties
 - To ensure the data value invariant
- They tell the directory not to track the copy anymore





- Noisy cache evictions generate coherence messages
- Noisy cache evictions are mandatory when the block has DIRTINESS OF OWNERSHIP properties
 - To ensure the data value invariant
- They tell the directory not to track the copy anymore





- Noisy cache evictions generate coherence messages
- Noisy cache evictions are mandatory when the block has DIRTINESS OF OWNERSHIP properties
 - To ensure the data value invariant
- They tell the directory not to track the copy anymore





- Noisy cache evictions generate coherence messages
- Noisy cache evictions are mandatory when the block has DIRTINESS OF OWNERSHIP properties
 - To ensure the data value invariant
- They tell the directory not to track the copy anymore





- Silent cache evictions do not generate coherence messages
- Silent cache evictions are possible when the block has not DIRTINESS or OWNERSHIP properties
- Directory information is not updated
 - The directory will eventually send an invalidation



- Replacement of clean and no-owner blocks (e.g. S) can be implemented either using silent or noisy evictions²
- Advantages of silent evictions
 - Less traffic on load-evict-load cases (no writes involved)
- Advantages of noisy evictions
 - Faster write misses (less invalidations)
 - Updated directory
 - Less directory space
 - GetS sends exclusive copy if no sharers
- But there are also more implications

² R. Fernandez-Pascual, A. Ros, and M. E. Acacio, "To Be Silent or Not: On the Impact of Evictions of Clean Data in Cache-Coherent Multicores", Journal of Supercomputing, 2017.

















- Simultaneous read and write misses.
- How can the core (load) know if the read happened before or after the write, in case of silent evictions?




- Simultaneous read and write misses.
- How can the core (load) know if the read happened before or after the write, in case of silent evictions?
 - It cannot ... but it should
 - Conflict order: the order in which load/store operations perform





- Simultaneous read and write misses.
- How can the core (load) know if the read happened before or after the write, in case of silent evictions?
 - It cannot ... but it should
 - Conflict order: the order in which load/store operations perform
- Solution 1: Invalidate the data when it comes





- Simultaneous read and write misses.
- How can the core (load) know if the read happened before or after the write, in case of silent evictions?
 - It cannot ... but it should
 - Conflict order: the order in which load/store operations perform
- Solution 1: Invalidate the data when it comes
- Solution 2: Unblock the directory after the load performs





Cache coherence

When to unblock

DEALING WITH PROTOCOL RACES





Early unblock

- cannot infer ordering on races
- requires conservative invalidation to guarantee conflict order
- Late unblock
 - can infer ordering on races
 - blocks the directory for longer
 - but read misses can be processed in parallel



UPMARC Summer School @ Uppsala

Early vs. Late unblock when the owner of the block is an L1



This decision also affects the implementation of the consistency model



AMD CHT: COHERENT HYPERTRANSPORT

- 12-core Magny Cours chip
- MOESI + S1 (Single sharer)
- S1: VALIDITY, EXCLUSIVITY





Cache coherence

Multicore examples

INTEL QPI: QUICK-PATH INTERCONNECT

- MESI + F (MESIF)
- F: VALIDITY, OWNERSHIP





Cache coherence

Multicore examples

INTEL MIC: 60-CORE CO-PROCESSOR

MESI





UPMARC Summer School @ Uppsala

15th of June, 2017 28 / 69



The cache coherence protocol

- hides the caches
- works at cache-line granularity
- provides conflict order (between two operations to the same memory block being at least one of them a store)
- cannot provide order between different memory blocks
- The memory consistency model implementation relies on the cache coherence protocol guarantees



OUTLINE





3 COHERENCE-CONSISTENCY INTERACTION

OPEN RESEARCH QUESTIONS



UPMARC Summer School @ Uppsala

15th of June, 2017 30 / 69

DEKKER'S ALGORITHM

DEKKER'S ALGORITHM

• Can we get \$r0==0, \$r1==0?



DEKKER'S ALGORITHM

DEKKER'S ALGORITHM

/* Initially
$$X = Y = 0 */$$

$$\begin{array}{ll} X = 1; & Y = 1; \\ \$r0 = Y; & \$r1 = X; \end{array}$$

- Can we get \$r0==0, \$r1==0?
- Only if in a thread the load performs before the store in the same thread



MEMORY CONSISTENCY MODEL

- To argue about the correctness of a program, it is necessary to define a memory consistency model (or consistency model)
- The consistency model is the contract between the programmer and the system
 - The programmer knows which results he can expect
 - The system know how much the program can be optimized



MEMORY CONSISTENCY MODEL

- To argue about the correctness of a program, it is necessary to define a memory consistency model (or consistency model)
- The consistency model is the contract between the programmer and the system
 - The programmer knows which results he can expect
 - The system know how much the program can be optimized

DEFINITION

The consistency model is an specification of the behaviour of multithreaded programs executing under shared memory



MEMORY CONSISTENCY MODEL

- To argue about the correctness of a program, it is necessary to define a memory consistency model (or consistency model)
- The consistency model is the contract between the programmer and the system
 - The programmer knows which results he can expect
 - The system know how much the program can be optimized

DEFINITION

The consistency model is an specification of the behaviour of multithreaded programs executing under shared memory

• In particular, the consistency model specifies the values returned by every load and the final status of the memory when the program finishes executing



CONSISTENCY MODELS

• There are a large number of consistency models implemented in multicores or proposed in the literature

- Sequential Consistency (SC)
- Total Store Order (TSO)
- Processor Consistency (PC)
- ARM consistency model
- Power consistency model
- Weak Consistency (WC)
- Release Consistency (RC)
- Scope Consistency (ScC)
- Entry Consistency
- We will review some of the most popular



FORMALIZED BY LAMPORT¹

A multiprocessor provides SC if the result of any execution is the same as if the operations of all the processors were executed in some sequential order, and the operations of each individual processor appear in this sequence in the order specified by its program

³ L. Lamport, "How to Make a Multiprocessor Computer that Correctly Executes Multiprocess Programs", IEEE Transactions on Computers, 1979.



FORMALIZED BY LAMPORT¹

A multiprocessor provides SC if the result of any execution is the same as if the operations of all the processors were executed in some sequential order, and the operations of each individual processor appear in this sequence in the order specified by its program

Possible interleavings?				
X = 1;	Y = 1;			
\$r1 = Y;	\$r0 = X;			

³ L. Lamport, "How to Make a Multiprocessor Computer that Correctly Executes Multiprocess Programs", IEEE Transactions on Computers, 1979.



sx: X = 1; ly: \$r1 = Y; sy: Y = 1; lx: \$r0 = X;



Memory consistency Sequential Consistency

SEQUENTIAL CONSISTENCY (SC)

POSSIBLE INTERLEAVINGS?

<pre>sx: X = 1;</pre>	sy: Y = 1;
ly: \$r1 = Y;	lx: \$r0 = X;

SIX POSSIBLE INTERLEAVINGS FOR SC

sx ly sy	sx sy ly	sx sy lx	sy sx ly	sy sx lx	sy lx sx
lx	lx	ly	lx	ly	ly
(1,0)	(1,1)	(1,1)	(1,1)	(1,1)	(0,1)

• Effectively, (0,0) is not possible under SC



- Being <p the order in which the operations appear in the program
- Being <m the order in which the operations read/write from/to memory
 - If L(a) \Rightarrow L(a) <m L(b) /* Load \rightarrow Load */
 - If L(a) \Rightarrow L(a) <m S(b) /* Load \rightarrow Store */
 - If S(a) \Rightarrow S(a) <m S(b) /* Store \rightarrow Store */
 - If S(a) \Rightarrow S(a) <m L(b) /* Store \rightarrow Load */
 - The same rules apply to atomic operations (RMW)



- Being <p the order in which the operations appear in the program
- Being <m the order in which the operations read/write from/to memory
 - If L(a) \Rightarrow L(a) <m L(b) /* Load \rightarrow Load */
 - If L(a) \Rightarrow L(a) <m S(b) /* Load \rightarrow Store */
 - If S(a) \Rightarrow S(a) <m S(b) /* Store \rightarrow Store */
 - If S(a) \Rightarrow S(a) <m L(b) /* Store \rightarrow Load */
 - The same rules apply to atomic operations (RMW)





- Being <p the order in which the operations appear in the program
- Being <m the order in which the operations read/write from/to memory
 - If L(a) \Rightarrow L(a) <m L(b) /* Load \rightarrow Load */
 - If L(a) \Rightarrow L(a) <m S(b) /* Load \rightarrow Store */
 - If S(a) \Rightarrow S(a) <m S(b) /* Store \rightarrow Store */
 - If S(a) \Rightarrow S(a) <m L(b) /* Store \rightarrow Load */
 - The same rules apply to atomic operations (RMW)



• The MIPS R10000 processor provides SC



Total Store Order

MOTIVATION TOTAL STORE ORDER (TSO)

DEKKER'S ALGORITHM			
X = 1;	Y = 1;		
\$r1 = Y;	\$r0 = X;		

Which results can we expect in an Intel or AMD processor?



Total Store Order

MOTIVATION TOTAL STORE ORDER (TSO)

DEKKER'S ALGORITHM			
X = 1;	Y = 1;		
\$r1 = Y;	\$r0 = X;		

- Which results can we expect in an Intel or AMD processor?
- We can get (0,0)! Why?



Total Store Order

MOTIVATION TOTAL STORE ORDER (TSO)

DEKKER'S ALGORITHM			
X = 1;	Y = 1;		
\$r1 = Y;	r0 = X;		

- Which results can we expect in an Intel or AMD processor?
- We can get (0,0)! Why?
 - The processor may reorder the operations to improve performance
 - The processor cannot be blocked on store operations
 - Intel or AMD implement a Store Buffer (SB)



THE STORE BUFFER (SB)

- A store operation requires write permission to perform
- Write permission may require invalidating other copies
- It is a long-latency operation
- Solution
 - Move the data to the store buffer, delaying the write to cache
 - Process the next intructions
 - **When the core has write permission, perform the write**
- How does this code executes in a multicore with SB?
 - \Rightarrow We can get (0,0)



TOTAL STORE ORDER (TSO)

- If L(a) \Rightarrow L(a) <m L(b) /* Load \rightarrow Load */
- If L(a) \Rightarrow L(a) <m S(b) /* Load \rightarrow Store */
- If S(a) \Rightarrow S(a) <m S(b) /* Store \rightarrow Store */
- /* No Store→Load! */
- Atomic operations (RMW) are ordered with respect to any other memory operation



TOTAL STORE ORDER (TSO)

- If L(a) \Rightarrow L(a) <m L(b) /* Load \rightarrow Load */
- If L(a) \Rightarrow L(a) <m S(b) /* Load \rightarrow Store */
- If S(a) \Rightarrow S(a) <m S(b) /* Store \rightarrow Store */
- /* No Store→Load! */
- Atomic operations (RMW) are ordered with respect to any other memory operation

ORDERING RULES FOR TSO					
Op2					
		Load	Store	RMW	
	Load	Х	Х	Х	
Op1	Store	В	Х	Х	
	RMW	Х	Х	Х	

 B means that a load finding a matching store in the SB takes the value from the SB, not from memory





- A fence is used to avoid allowed reorderings
- Two memory operations, having a fence in between them, cannot be reordered



FENCES

- A fence is used to avoid allowed reorderings
- Two memory operations, having a fence in between them, cannot be reordered

ORDERING RULES FOR TSO WITH FENCES					
	Op2				
	Load Store RMW Fence				
Load	Х	Х	Х	X	
Store	В	Х	Х	X	
RMW	Х	Х	Х	X	
Fence	X	X	Х	X	
	Load Store RMW Fence	ING RULES FOR Load Load X Store B RMW X Fence X	ING RULES FOR TSO W Load Store Load X X Store B X RMW X X Fence X X	ING RULES FOR TSO WITH FEN Coad Store RMW Load X X X Store B X X RMW X X X Fence X X X	ING RULES FOR TSO WITH FENCES Op2 Load Store RMW Fence Load X X X Store B X X X RMW X X X X Fence X X X X





• If we insert fences in between all memory operations, the result is SC, no matter the consistency model

Fenced code	
X = 1;	Y = 1;
Fence;	Fence;
\$r1 = Y;	\$r0 = X;



UPMARC Summer School @ Uppsala



Is TSO a good consistency model if it allows unexpected results?



WHY TSO?

- Is TSO a good consistency model if it allows unexpected results?
- Yes, it work for most of the codes
- For example:

SYNCHRONIZATION WITH FLAGS/* Initially X = flag = 0 */X = 1;flag = 1;while (flag == 0);\$r0 = X;



Weak Consistency

MOTIVATION WEAK CONSISTENCY $(WC)^2$

SYNCHRONIZATION WITH FLAGS

/* Initially X = Y = flag = 0 */

 $\begin{array}{c|c} X = 1; \\ Y = 2; \\ flag = 1; \end{array} \hspace{0.5cm} while (flag == 0); \\ \$r1 = X; \\ \$r2 = Y; \end{array}$

• Do we need to keep the order of the two load or of the two writes to X and Y?

⁴ M. Dubois *et al.*, "Memory Access Buffering in Multiprocessors", ISCA, 1986.



MOTIVATION WEAK CONSISTENCY (WC)²

SYNCHRONIZATION WITH FLAGS

/* Initially X = Y = flag = 0 */

 $\begin{array}{c|c} X = 1; \\ Y = 2; \\ flag = 1; \end{array} \hspace{0.5cm} while \ (flag == 0); \\ \$r1 = X; \\ \$r2 = Y; \end{array}$

- Do we need to keep the order of the two load or of the two writes to X and Y?
- No, it does not matter the order they execute
- We only need to keep the order when synchronizing the threads
- ⁴ M. Dubois *et al.*, "Memory Access Buffering in Multiprocessors", ISCA, 1986.


WEAK CONSISTENCY (WC)

- Synchronization operations act as fences
- Sequential Consistency for Data-Race-Free programs (SC for DRF)³
- Synchronization must be exposed to the hardware

⁵ S. V. Adve and M. D. Hill. "Weak Ordering–A New Definition", ISCA, 1990



WEAK CONSISTENCY (WC)

- Synchronization operations act as fences
- Sequential Consistency for Data-Race-Free programs (SC for DRF)³
- Synchronization must be exposed to the hardware

ORDERING RULES FOR WC						
		Op2				
		Load	Store	RMW	Sync	
Op1	Load	Α	Α	Α	Х	
	Store	В	Α	Α	Х	
	RMW	Α	Α	Α	Х	
	Sync	Х	Х	Х	Х	

⁵ S. V. Adve and M. D. Hill. "Weak Ordering–A New Definition", ISCA, 1990



Memory consistency

Release Consistency

MOTIVATION RELEASE CONSISTENCY (RC)⁴

SYNCHRONIZATION WITH FLAGS

```
/* Initially X = Y = flag = 0 */
```

X = 1;	while (flag == 0);
Y = 2;	\$r1 = X;
flag = 1;	\$r2 = Y;

Do we always need to keep the order across all synchronization operations?

⁶ K. Gharachorloo *et al.*, "Memory Consistency and Event Ordering in Scalable Shared-Memory", ISCA 1990



Memory consistency

Release Consistency

MOTIVATION RELEASE CONSISTENCY (RC)⁴

SYNCHRONIZATION WITH FLAGS

```
/* Initially X = Y = flag = 0 */
```

X = 1;	while (flag == 0);
Y = 2;	\$r1 = X;
flag = 1;	\$r2 = Y;

- Do we always need to keep the order across all synchronization operations?
- No, not for all.
- We can define two kings for synchronization operations: Acquire and Release
 - Flag = 1 is an operation with Release semantics and the while loop has Acquire semantics

⁶ K. Gharachorloo *et al.*, "Memory Consistency and Event Ordering in Scalable Shared-Memory", ISCA 1990



RELEASE CONSISTENCY (RC)

- It only ensures the orders ACQ→Load,Store & Load,Store→REL
- Acquire and Release synchronization are exposed to the hardware
- Sequential Consistency for Data-Race-Free programs (SC for DRF)



RELEASE CONSISTENCY (RC)

- It only ensures the orders ACQ→Load,Store & Load,Store→REL
- Acquire and Release synchronization are exposed to the hardware
- Sequential Consistency for Data-Race-Free programs (SC for DRF)

ORDERING RULES FOR RC							
		Op2					
		Load	Store	RMW	ACQ	REL	
Op1	Load	A	A	A	Α	Х	
	Store	В	A	A	Α	Х	
	RMW	A	A	A	Α	Х	
	ACQ	Х	Х	Х	Х	Х	
	REL	Α	Α	Α	Х	Х	



CONSISTENCY VS. COHERENCE

- Consistency and coherence are different
- Coherence
 - provides conflict order to memory operations to the same block
 - do not defines the behaviour of the programs
 - makes cache memories transparent to the programmer
 - simplifies reasoning about consistency

Consistency

- defines the behaviour of all accesses to different memory locations
- can be defined with program order
- can use coherence



OUTLINE





3 COHERENCE-CONSISTENCY INTERACTION

OPEN RESEARCH QUESTIONS



UPMARC Summer School @ Uppsala

INTEL-LIKE MULTICORE

Cache coherence protocol

- Invalidation-based
- MESI states
- Memory consistency model
 - Total Store Order (TSO)
 - load \rightarrow load
 - store→store
 - Ioad→store



PERFORMING AND COMMITING LOADS AND STORES

A load operation

- enters the load queue (LQ) and re-order buffer (RoB) in order
- performs when the data is loaded to the register
- commits when it is retired from the LQ/RoB

A store operation

- enters the store queue (SQ) and re-order buffer (RoB) in order
- commits when it is retired from the SQ/RoB and enters the store buffer (SB)
- performs when the data is stored in cache (memory)



NAÏVE IMPLEMENTATION

- A naïve way to enforce TSO consistency, given the guarantees of the underlying coherence protocol (i.e. write-atomicity) is to enforce the load→load, store→store, and load→store ordering rules by delaying the second operation until the first one completes.
- Performance loss.



CODE EXAMPLE

INITIALLY X = Y = 0 lx: \$r0 = X; ly: \$r1 = Y; sx: X = 1;

Six possible interleavings and values for r0 and r1

lx	lx	lx	sy	sy	sy
ly	sy	sy	lx	lx	sx
sy	ly	sx	ly	sx	lx
sx	sx	ly	sx	ly	ly
(0,0)	(0,1)	(0,1)	(0,1)	(0,1)	(1,1)

• (1,0) is not possible under load \rightarrow load & store \rightarrow store



- High-performance multicores perform many memory operations simultaneously
 - Memory-level paralelism



- High-performance multicores perform many memory operations simultaneously
 - Memory-level paralelism



- High-performance multicores perform many memory operations simultaneously
 - Memory-level paralelism
- They can execute loads out-of-order, so loads can be reordered





- High-performance multicores perform many memory operations simultaneously
 - Memory-level paralelism
- They can execute loads out-of-order, so loads can be reordered





- High-performance multicores perform many memory operations simultaneously
 - Memory-level paralelism
- They can execute loads out-of-order, so loads can be reordered





- High-performance multicores perform many memory operations simultaneously
 - Memory-level paralelism
- They can execute loads out-of-order, so loads can be reordered





- High-performance multicores perform many memory operations simultaneously
 - Memory-level paralelism
- They can execute loads out-of-order, so loads can be reordered





- High-performance multicores perform many memory operations simultaneously
 - Memory-level paralelism
- They can execute loads out-of-order, so loads can be reordered
- This could violate the load \rightarrow load rule (e.g. hit-miss)





- High-performance multicores perform many memory operations simultaneously
 - Memory-level paralelism
- They can execute loads out-of-order, so loads can be reordered
- This could violate the load \rightarrow load rule (e.g. hit-miss)





- High-performance multicores perform many memory operations simultaneously
 - Memory-level paralelism
- They can execute loads out-of-order, so loads can be reordered
- This could violate the load \rightarrow load rule (e.g. hit-miss)





- High-performance multicores perform many memory operations simultaneously
 - Memory-level paralelism
- They can execute loads out-of-order, so loads can be reordered
- This could violate the load \rightarrow load rule (e.g. hit-miss)





BREAKING LOAD \rightarrow LOAD

INITIALLY X = Y = 0 lx: r0 = X; ly: r1 = Y; sx: X = 1;

Six possible interleavings breaking load \rightarrow load

ly	ly	ly	sy	sy	sy
lx	sy	sy	ly	ly	sx
sy	lx	sx	lx	sx	ly
sx	sx	lx	sx	lx	lx
(0,0)	(0,0)	(1,0)	(0,1)	(1,1)	(1,1)

• (1,0) is possible when relaxing load \rightarrow load



- Current multicores avoid non-valid results by
 - Interacting with the coherence protocol





- Current multicores avoid non-valid results by
 - Interacting with the coherence protocol





- Current multicores avoid non-valid results by
 - Interacting with the coherence protocol





- Current multicores avoid non-valid results by
 - Interacting with the coherence protocol





- Current multicores avoid non-valid results by
 - Interacting with the coherence protocol





- Current multicores avoid non-valid results by
 - Interacting with the coherence protocol
 - Squashing and re-executing on remote writes





- Current multicores avoid non-valid results by
 - Interacting with the coherence protocol
 - Squashing and re-executing on remote writes





- Current multicores avoid non-valid results by
 - Interacting with the coherence protocol
 - Squashing and re-executing on remote writes





- Current multicores avoid non-valid results by
 - Interacting with the coherence protocol
 - Squashing and re-executing on remote writes



- Do we really need to squash on invalidations?
 - No, we just need to delay sx⁷

A. Ros, T. E. Carlson, M. Alipour, S. Kaxiras, "Non-Speculative Load-Load Reordering in TSO", ISCA, 2017.



Speculation

SQUASH ON CACHE EVICTIONS

 What happens if we need to evict a block used by an M-speculative load?







SQUASH ON CACHE EVICTIONS

- What happens if we need to evict a block used by an M-speculative load?
- If we perform a noisy eviction, and the directory stops tracking it, we will not be able to see an invalidation







SQUASH ON CACHE EVICTIONS

- What happens if we need to evict a block used by an M-speculative load?
- If we perform a noisy eviction, and the directory stops tracking it, we will not be able to see an invalidation
- Solution: Squashing and re-executing on evictions








Speculation

SQUASH ON CACHE EVICTIONS

Do we really need to squash on cache evictions? ۲





Speculation

SQUASH ON CACHE EVICTIONS

- Do we really need to squash on cache evictions? ۲
 - No, we just need to force that the invalidation will come on a write







SQUASH ON CACHE EVICTIONS

- Do we really need to squash on cache evictions? ۲
 - No, we just need to force that the invalidation will come on a write
- Use silent evictons for clean, non-owner blocks
 - An important reason to implement silent evictions when possible







SQUASH ON CACHE EVICTIONS

- Do we really need to squash on cache evictions?
 - No, we just need to force that the invalidation will come on a write
- Use silent evictons for clean, non-owner blocks
 - An important reason to implement silent evictions when possible
- Implement noisy and keep-track evictions for dirty, owner blocks⁷



A. Ros, T. E. Carlson, M. Alipour, S. Kaxiras, "Non-Speculative Load-Load Reordering in TSO", ISCA, 2017.



EARLY VS. LATE UNBLOCK

- With early unblock the core cannot infer if the load was ordered before or after the write
- The data cannot be cached, since this could violate the SWMR invariant
- Can the load can perform?

READ-WRITE RACE (EARLY UNBLOCK)





EARLY VS. LATE UNBLOCK

- With early unblock the core cannot infer if the load was ordered before or after the write
- The data cannot be cached, since this could violate the SWMR invariant
- Can the load can perform?
 - Only if it is the source of speculation (SoS)
 - It may not receive an invalidation



READ-WRITE RACE (EARLY UNBLOCK)





OUTLINE

- **1** CACHE COHERENCE
- 2 Memory consistency
- **3** COHERENCE-CONSISTENCY INTERACTION

4 Open research questions



OPEN RESEARCH QUESTIONS

- What if the cache coherence protocol does not provides write atomicity?
- What if there is no cache coherence protocol or the memory system allows incoherences?
- What if the cache coherence protocol can provide stronger guarantees?
- What it we merge coherence and consistency?



CACHE COHERENCE (SC)

- Cache coherence problem studied for several decades
- Cache coherence serves as a black box to support strict consistency models: e.g., Sequential Consistency (SC)





UPMARC Summer School @ Uppsala

CACHE COHERENCE (SC)

- Cache coherence problem studied for several decades
- Cache coherence serves as a black box to support strict consistency models: e.g., Sequential Consistency (SC)
 - Single-writer-multiple-readers (SWMR) invariant
 - Invalidation/update of the copies on every write
 - Large amount of traffic \Rightarrow increases energy consumption





CACHE COHERENCE (SC)

- Cache coherence problem studied for several decades
- Cache coherence serves as a black box to support strict consistency models: e.g., Sequential Consistency (SC)
 - Single-writer-multiple-readers (SWMR) invariant
 - Invalidation/update of the copies on every write
 - Large amount of traffic \Rightarrow increases energy consumption

Observation 1

Most processors offer consistency models weaker than SC

Consistency model TSO RMO Cache coherence SWMR \Rightarrow Energy



CACHE COHERENCE (SC)

- Cache coherence problem studied for several decades
- Cache coherence serves as a black box to support strict consistency models: e.g., Sequential Consistency (SC)
 - Single-writer-multiple-readers (SWMR) invariant
 - Invalidation/update of the copies on every write
 - Large amount of traffic ⇒ increases energy consumption

OBSERVATION 1

Most processors offer consistency models weaker than SC

• Why implement protocols that provide more functionality than necessary?





CACHE COHERENCE (SC)

- Cache coherence problem studied for several decades
- Cache coherence serves as a black box to support strict consistency models: e.g., Sequential Consistency (SC)
 - Single-writer-multiple-readers (SWMR) invariant
 - Invalidation/update of the copies on every write
 - Large amount of traffic ⇒ increases energy consumption

OBSERVATION 1

Most processors offer consistency models weaker than SC

- Why implement protocols that provide more functionality than necessary?
- Protocol as a black box?
 - Break the layer between the consistency mo and the coherence protocol!





CACHE COHERENCE (SC-FOR-DRF)

- Simple cache coherence: VIPS-M [Ros & Kaxiras, PACT'12]
 - Strictly request-response \Rightarrow Simple
 - Allows virtual caches without reverse translation ⇒ Efficient
 - Coherence distributed across cores ⇒ Scalable
 - No directory \Rightarrow Simple and scalable



Racer

CACHE COHERENCE (SC-FOR-DRF)

- Simple cache coherence: VIPS-M [Ros & Kaxiras, PACT'12]
 - Strictly request-response ⇒ Simple
 - Allows virtual caches without reverse translation ⇒ Efficient
 - Coherence distributed across cores ⇒ Scalable
 - No directory \Rightarrow Simple and scalable
- How? Synchronization exposed to the protocol

EXAMPLE OF DRF CODE	
X = 1;	WAIT(cond);
SIGNAL(cond);	\$r1 = X;



Racer

CACHE COHERENCE (SC-FOR-DRF)

- Simple cache coherence: VIPS-M [Ros & Kaxiras, PACT'12]
 - Strictly request-response ⇒ Simple
 - Allows virtual caches without reverse translation ⇒ Efficient
 - Coherence distributed across cores ⇒ Scalable
 - No directory \Rightarrow Simple and scalable
- How? Synchronization exposed to the protocol
- Release: SELF-DOWNGRADE (SD) ⇒ Write-through dirty blocks
 X = 1; | WAIT(cond);
 WAIT(cond);



r1 = X:

SIGNAL(cond):

Racer

CACHE COHERENCE (SC-FOR-DRF)

- Simple cache coherence: VIPS-M [Ros & Kaxiras, PACT'12]
 - Strictly request-response \Rightarrow Simple
 - Allows virtual caches without reverse translation ⇒ Efficient
 - Coherence distributed across cores ⇒ Scalable
 - No directory \Rightarrow Simple and scalable
- How? Synchronization exposed to the protocol





Racer

CACHE COHERENCE (SC-FOR-DRF)

- Simple cache coherence: VIPS-M [Ros & Kaxiras, PACT'12]
 - Strictly request-response \Rightarrow Simple
 - Allows virtual caches without reverse translation ⇒ Efficient
 - Coherence distributed across cores ⇒ Scalable
 - No directory ⇒ Simple and scalable
- How? Synchronization exposed to the protocol
- Release: Self-DOWNGRADE (SD) EXAMPLE OF DRF CODE

X = 1:

SIGNAL(cond);

- ⇒ Write-through dirty blocks
- Acquire: Self-INVALIDATION (89)
 - \Rightarrow Empty the cache

OBSERVATION 2

SI & SD are conservatively performed because of static synchronization even if there is no actual value propagation between cores



UPMARC Summer School @ Uppsala

WAIT(cond)

r1 =

Racer

SC VERSUS SC-FOR-DRF COHERENCE







Racer

SC VERSUS SC-FOR-DRF COHERENCE



First efficient, request-response protocol for all codes



- A novel way of supporting TSO consistency (Obs.1)
 - \Rightarrow At the cache coherence protocol level



- A novel way of supporting TSO consistency (Obs.1)
 - \Rightarrow At the cache coherence protocol level
- We start with a very simple request-response protocol
 - ⇒ Order enforced on SI & SD



- A novel way of supporting TSO consistency (Obs.1)
 - \Rightarrow At the cache coherence protocol level
- We start with a very simple request-response protocol
 - ⇒ Order enforced on SI & SD
 - When it is necessary to enforce order?
 - ⇒ In SC-for-DRF conservatively on synchronization (Obs.2)



- A novel way of supporting TSO consistency (Obs.1)
 - \Rightarrow At the cache coherence protocol level
- We start with a very simple request-response protocol
 - \Rightarrow Order enforced on SI & SD





- A novel way of supporting TSO consistency (Obs.1)
 - \Rightarrow At the cache coherence protocol level
- We start with a very simple request-response protocol
 - \Rightarrow Order enforced on SI & SD
 - When it is necessary to enforce order?
 - ⇒ In SC-for-DRF conservatively on synchronization (Obs.2)
 - ⇒ In RACER only when it is possible to see a reordering (Obs.3)
 - ⇒ On actual (read-after-write) RAW races





- A novel way of supporting TSO consistency (Obs.1)
 - \Rightarrow At the cache coherence protocol level
- We start with a very simple request-response protocol
 - \Rightarrow Order enforced on SI & SD
 - When it is necessary to enforce order?
 - ⇒ In SC-for-DRF conservatively on synchronization (Obs.2)
 - ⇒ In RACER only when it is possible to see a reordering (Obs.3)
 - ⇒ On actual (read-after-write) RAW races





- A novel way of supporting TSO consistency (Obs.1)
 - \Rightarrow At the cache coherence protocol level
- We start with a very simple request-response protocol
 - \Rightarrow Order enforced on SI & SD
 - When it is necessary to enforce order?
 - ⇒ In SC-for-DRF conservatively on synchronization (Obs.2)
 - ⇒ In RACER only when it is possible to see a reordering (Obs.3)
 - ⇒ On actual (read-after-write) RAW races





- A novel way of supporting TSO consistency (Obs.1)
 - \Rightarrow At the cache coherence protocol level
- We start with a very simple request-response protocol
 - \Rightarrow Order enforced on SI & SD
 - When it is necessary to enforce order?
 - ⇒ In SC-for-DRF conservatively on synchronization (Obs.2)
 - ⇒ In RACER only when it is possible to see a reordering (Obs.3)
 - ⇒ On actual (read-after-write) RAW races





- A novel way of supporting TSO consistency (Obs.1)
 - \Rightarrow At the cache coherence protocol level
- We start with a very simple request-response protocol
 - \Rightarrow Order enforced on SI & SD
 - When it is necessary to enforce order?
 - ⇒ In SC-for-DRF conservatively on synchronization (Obs.2)
 - ⇒ In RACER only when it is possible to see a reordering (Obs.3)
 - ⇒ On actual (read-after-write) RAW races





- A novel way of supporting TSO consistency (Obs.1)
 - \Rightarrow At the cache coherence protocol level
- We start with a very simple request-response protocol
 - \Rightarrow Order enforced on SI & SD
 - When it is necessary to enforce order?
 - ⇒ In SC-for-DRF conservatively on synchronization (Obs.2)
 - ⇒ In RACER only when it is possible to see a reordering (Obs.3)
 - ⇒ On actual (read-after-write) RAW races
 - Consistency only enforced for shared data [Singh et al. ISCA'12]









UPMARC Summer School @ Uppsala

15th of June, 2017 65 / 69















UPMARC Summer School @ Uppsala














ilters are naturally cleared when detecting races!







SIMULATION ENVIRONMENT

• 64-core tiled-CMP (GEMS simulator)

- L1 (private): 32KB 4-way
- LLC (shared): 256KB 16-way (per tile)
- RAWR DETECTOR: 256-byte bloom filter
- RACER overhead: ≈18KB per tile
- Benchmarks: Splash-3 and Parsec-2.1
- Protocols evaluated:
 - MESI: Directory-based SC protocol
 - MESI-TSO: Directory-based TSO protocol
 - VIPS-M: SC-for-DRF protocol
 - RACER: TSO protocol



EXECUTION TIME

Normalized to MESI





EXECUTION TIME

- Normalized to MESI
- VIPS-M: Conservative SI & SD results in dramatic slow-downs for Fluidanimate and Canneal (Obs.2)





EXECUTION TIME

- Normalized to MESI
- VIPS-M: Conservative SI & SD results in dramatic slow-downs for Fluidanimate and Canneal (Obs.2)
- RACER ≈ non-scalable MESI-TSO
- RACER: better performance than VIPS-M, while providing stronger consistency, but only when needed at run time





- Energy of TLBs, L1 caches, network, LLC, and RAWR
- Normalized to MESI





- Energy of TLBs, L1 caches, network, LLC, and RAWR
- Normalized to MESI
- RACER gets the best from MESI-TSO and VIPS-M





- Energy of TLBs, L1 caches, network, LLC, and RAWR
- Normalized to MESI
- RACER gets the best from MESI-TSO and VIPS-M
 - TLB consumption mitigated by using virtual caches (as VIPS-M)





- Energy of TLBs, L1 caches, network, LLC, and RAWR
- Normalized to MESI
- RACER gets the best from MESI-TSO and VIPS-M
 - TLB consumption mitigated by using virtual caches (as VIPS-M)
 - LLC and network consumption of MESI-TSO (runtime synchronization)





CONCLUSIONS

• RACER is a novel way of providing TSO consistency

⇒ First efficient, request-response protocol for TSO



CONCLUSIONS

• RACER is a novel way of providing TSO consistency

- ⇒ First efficient, request-response protocol for TSO
- ⇒ No indirection: supports low-cost virtual caches
- \Rightarrow Low area overhead



CONCLUSIONS

• RACER is a novel way of providing TSO consistency

- ⇒ First efficient, request-response protocol for TSO
- ⇒ No indirection: supports low-cost virtual caches
- \Rightarrow Low area overhead

More about Racer

- ⇒ Coalesing write-through
- ⇒ Race prediction
- ⇒ Distributed RAWR
- \Rightarrow OoO cores with speculation

