Parallelization of Virtual Screening in Drug Discovery on Massively Parallel Architectures

Ginés D. Guerrero, Horacio E. Pérez-Sánchez, José M. Cecilia, José M. García
Grupo de Arquitectura y Computación Paralela
Dpto. de Ingeniería y Tecnología de Computadores
Universidad de Murcia, Campus de Espinardo, 30100 Murcia, Spain
{gines.guerrero, horacio, chema, jmgarcia}@ditec.um.es

Abstract

The current trend in medical research for the discovery of new drugs is the use of Virtual Screening (VS) methods. In these methods, the calculation of the non-bonded interactions, such as electrostatics or van der Waals forces, plays an important role, representing up to 80% of the total execution time. These kernels are computational intensive and massively parallel in nature, and thus they are well suited to be accelerated on parallel architectures. In this work, we discuss the effective parallelization of the non-bonded electrostatic interactions kernel for VS on three different parallel architectures: a shared memory system, a distributed memory system, and a Graphics Processing Units (GPUs). For an efficient handling of the computational intensive and massively parallelism of this kernel, we enable different data policies on those architectures to take advantage of all computational resources offered by them. Four implementations are provided based on MPI, OpenMP, Hybrid MPI-OpenMP and CUDA programming models. The sequential implementation is defeated by a wide margin by all parallel implementations, obtaining up to 72x speed-up factor on the shared memory system through OpenMP, up to 60x and 229x speed-ups factors on the distributed memory system for the MPI implementation and the Hybrid MPI-OpenMP implementation respectively, and finally, up to 213x speed-up factor for the CUDA implementation on the GPU architecture to offer the best alternative in terms of performance/cost ratio.

1. Introduction

The discovery of new drugs can enormously benefit from the use of Virtual Screening (VS) methods [12]. Different approaches used in VS methods differ mainly by the way they model the interacting molecules but all of them have in common that they screen databases of chemical compounds containing up to millions of ligands [11]. Larger databases increase the chances of generating hits or leads, but the computational time needed for the calculations increases not only with the size of the database but also with the accuracy of the chosen VS method. Fast docking methods with atomic resolution require a few minutes per ligand [29], while more accurate molecular dynamics-based approaches still require hundreds or thousands of hours per ligand [28]. Therefore, the limitations of VS predictions are directly related to a lack of computational resources, a major bottleneck that prevents the application of detailed, high-accuracy models to VS.

In most of the VS methods the biological system is represented in terms of interacting particles. For the calculation of the interaction energies, classical potentials are commonly used, separated into bonded and non-bonded terms. The latter describe interactions between all the elements of the system. The relevant non-bonded potentials used in VS calculations are the Coulomb and the Lennard-Jones potentials, since these describe very accurately the most important short and long range interactions between protein and ligand atoms.

In VS methods the most intensive computations are spent in the calculation of non-bonded kernels. For example, in Molecular Dynamics it takes up to 80% of the total execution time [14]. Thus this part can be considered as a bottleneck, and its has been shown that its parallelization and optimization [23] permits VS methods to deal with more complex systems, simulate longer time scales or screen larger databases.

High Performance Computing (HPC) solutions [13, 24] have demonstrated they can increase considerably the performance of the different VS methods, as well as, the quality and quantity of the conclusions we can get from screening. In addition, emergent HPC platforms such as Cell BE processor [3], and more recently, Graphics Processing Units (GPUs) [15] are at the leading edge of increasing chip-level
parallelism. They have been widely applied in many different fields of applications [17, 6], and concretely in VS methods [22] [8]. Moreover, driven by the video game market, they offer this compelling solution at very low prices. All GPU platforms can be programmed using the Compute Unified Device Architecture (CUDA) programming model which makes the GPU to operate as a highly parallel computing device.

In this work, we discuss different HPC implementations for a VS method on three different parallel architectures: a shared memory system, a distributed memory system and a Graphics Processing Unit (GPU). Moreover, three different programming models are used: MPI [16], OpenMP [21], and CUDA [20]. We also mix MPI and OpenMP to provide a hybrid solution [25] that takes advantage of all resources available on a cluster.

Our results reveals that all our designs defeat by a wide margin the sequential counterpart version of the non-bounded kernel. We obtain up to 72x speed-up factor on shared memory system, using a OpenMP implementation; up to 60x and 229x speed-ups factors on the distributed memory architecture for the MPI implementation and the Hybrid MPI-OpenMP implementation respectively, and finally, up to 213x speed-up factor for the CUDA implementation on the GPU architecture. The GPU architecture provides a really compelling high performance solution, obtaining similar performance than large cluster of computers but a much lower cost.

The rest of the paper is structured as follows. In Section 2 we present the previous work and the main objectives of this research. Section 3 describes the sequential algorithm, and the parallel algorithms that have been implemented in CUDA, OpenMP, MPI programming models. We present the performance evaluation of them in the Section 4. Finally, Section 5 ends with some conclusions and ideas for future work.

2. Previous Work and Objectives

The implementation and optimization of biologically relevant simulation kernels in parallel architectures is a very active field. The effort in the last years has been targeted to the exploitation of the Cell Broadband Engine (CBE) and Graphics Processing Units (GPUs) for such objective. Several authors achieved speed-ups up to 200 or 300 times for some variants of non-bonded kernels and in some specific conditions [23]. More general implementations of this kernel for GPUs and CBE reached speed-ups of 260 times [8].

Regarding parallel implementations in Supercomputers, there have been previous efforts to port the FlexScreen program in DEISA environments [4], by means of the middleware UNICORE [1]. At this point we realized that this approach can be drastically improved since the original code of the program was designed for serial/sequential processors. Similar scenario can be found for another VS methods [18]. A better strategy is to isolate the most expensive computing kernels (non-bonded interactions) and to implement them in parallel. Actually we did not find an implementation of full non-bonded interactions kernels for OpenMP/MPI thus we decide to work in this direction and exploit HPC infrastructures to accelerate Virtual Screening calculations. We will study how to obtain an efficient and scalable OpenMP/MPI implementation for this kernel.

3. Data Policies Description

In this section, we describe the data policies for the calculation of the electrostatic potential kernel on the shared and distributed memory systems as well as GPUs.

CUDA [20] programming model is used for GPU architecture, where the global data is visible for all the threads, and a particular model of computation previously described is carried out.

OpenMP [21] programming model is used for the shared memory architectures, in which the shared memory space is uniformly distributed among the $n$ processes. Finally, the distributed programming model MPI [16] is used by our designs on the distributed memory architectures, in which the master process orchestrates the data distribution, so that all the processes (including the master) perform the required calculations.

To exploit all the resources available on the supercomputer, such as vector operations and the multiple cores within a chip, we decide to develop a hybrid MPI-OpenMP implementation that enables vector operations. This implementation somehow emulates the execution of our application in the GPU, enabling two levels of parallelism in a vectorized fashion, to provide a fair comparison between the traditional parallel programming models and CUDA.

3.1. Sequential Baseline

In our study we focus on the particular case of protein-ligand docking, and concretely, in the calculation of the electrostatic potential kernel show in Algorithm 1. This is the baseline for several methodologies used in VS methods, such as Molecular Dynamics and protein-protein docking, just to name a few.

Algorithm 1 The sequential pseudocode.

1: $i = 0$ to $nrec$
2:  $j = 0$ to $nlig$
3:  $calculus(rec[i], lig[j])$
4:  $end$ for
5: $end$ for
Both receptor and ligand molecules are represented by rec and lig particles, which are specified by their positions and charges, being \( n_{\text{rec}} \) the number of atoms of rec and \( n_{\text{lig}} \) the number of atoms of lig.

### 3.2. Implementation on the GPU

The CUDA programming model is based on a hierarchy of abstraction layers. The thread is the basic execution unit that is mapped to a single SP. A block is a batch of threads which can cooperate together because they are assigned to the same multiprocessor, and therefore they share all the resources included in this multiprocessor, such as register file and shared memory. A grid is composed of several blocks which are equally distributed and scheduled among all multiprocessors. Finally, threads included in a block are divided into batches of 32 threads called warps. The warp is the scheduled unit, so the threads of the same block are scheduled in a given multiprocessor warp by warp. The programmer declares the number of blocks, the number of threads per block and their distribution to arrange parallelism given the program constraints (i.e., data and control dependencies), providing two-levels of parallelism [2].

![CUDA design for X thread blocks (with \( X = 1 \) ) with \( n \) threads layout.](image)

Our departure point is a CUDA implementation previously presented in [8]. Figure 1 shows this design. Each atom from the receptor molecule is represented by a single thread. Then, every CUDA thread goes through all the atoms of the ligand molecule. The double parallelism within CUDA is exploited by

1. having as many thread blocks as the number of \( n_{\text{rec}} \) atoms divided by the number of threads within a block. This number is a configuration parameter of our application.

2. having as many threads as \( n_{\text{rec}} \) atoms, each thread computes the energy calculations with the entire ligand data.

We also enable a tiling technique to take advantage of the data locality, and thus to increase the memory bandwidth of our application. We group atoms of the ligand molecule in tiles, and thus threads can collaborate in order to bring that information to the shared memory. Insights can be found in [8].

### 3.3. The Shared Memory Implementation

In the shared memory architecture, the energy computation is divided among different processors. Each processor only performs the computation associated with its own part of the receptor data (\( n_{\text{rec}} \) atoms in Figure 2). Thus, each processor computes the energy interactions between its own private \( n_{\text{rec}} \) atoms and all atoms from the ligand (\( n_{\text{lig}} \) atoms in Figure 2). To obtain the final result a reduction of the partial results is performed. Notice that, both \( n_{\text{lig}} \) and \( n_{\text{rec}} \) atoms are placed in the same memory space without any data duplications.

![Design for computing the electrostatic interaction kernel with 2 threads in shared memory architectures.](image)

### 3.4. The Distributed Memory Implementation

In the distributed memory architecture, the underlying design for the energy computation is quite similar than the shared memory one. The \( n_{\text{rec}} \) data is distributed among all processors, however now, the entire \( n_{\text{lig}} \) data is sent to all the processors in the cluster which are taking part of the computation.

In order to reduce the communication overhead between nodes in the cluster, all information related with one molecule (positions, charge, energies) is sent all at once in a single packet. In this way, we submit the data of both molecules through two collective sends, instead of submitting many small messages with the information of the molecules which is much more inefficient [25].
The distribution can be done with two MPI instructions: MPI\_Scatter and MPI\_Bcast, the first one splits the receptor data among all the MPI processes, and the second one allows MPI processes to share the entire ligand data. Both instructions perform a collective communication which is usually optimized for this architecture, minimizing the communication times \cite{7}. Figure 3 shows an example of this issue.

![Figure 3. Design for computing the electrostatic interaction kernel with 8 processes in distributed memory architectures.](image)

3.5. Hybrid MPI-OpenMP Implementation

A hybrid solution is implemented using both OpenMP and MPI, which becomes more important on modern multicore parallel systems, decreasing unnecessary communications between processes running on the same node, as well as, decreasing the memory consumption, and improving the load balance. With this implementation, we can emulate the two-levels of parallelism we can find in the CUDA programming model. On one hand, the block-level parallelism is matched by the parallelism between nodes in the cluster (the data will be distributed by MPI). On the other hand, the threads cooperate in parallel to perform the energy calculations within each node in a vectorized fashion like warps in CUDA.

Figure 4 shows the landscape of communications in this implementation. MPI is used to send the data of both molecules to the nodes, instead of sending all the information to each core. The communications are reduced by a ratio of number of cores per node with respect to the MPI implementation. Once the data has been distributed by MPI, the calculation of the energy is performed on each node with OpenMP, using its own memory and executing as many threads as the number of cores per node.

![Figure 4. Design for computing the electrostatics interaction kernel in a hybrid MPI-OpenMP implementation with 2 MPI processes and 4 OpenMP threads per node.](image)

Moreover, the communication and computation can be overlapped by asynchronous send/receive instructions. To do so, as soon as a subset of nlig data belonging to each processor is received, the processor starts the energy computation while it is waiting for receive another subset of nlig data (see Figure 5). For this purpose we use the instructions: MPI\_Isend and MPI\_Irecv instead of MPI\_Bcast to send/receive the ligand data.

The fact of overlapping communication and computation causes an unnecessary overhead whenever the nlig data is received and the process is performing parallel computations with nrec. The parallel sections are released as long as a chunk of nlig data is processed. Therefore, we decide takes the parallel sections out of the outer loop where the data packets are received \cite{25}.

![Figure 5. Packet timeline of asynchronous data communications and computations, which are overlapped along the time.](image)

An additional gain of performance can be obtained by taking advantage of the vector instructions to enhance the energy calculation. The nrec atoms are placed in a 128-bytes vector, and each element of nlig is copied four times into another 128-bytes vector. The energy calculation is now vectorized by each processor. The SSE instructions of the x86 processor are used to vectorize the code.
4. Performance Evaluation

This section evaluates our energy interactions kernel implementations in three different platforms. The shared memory platform is a HP Integrity Superdome SX2000. The distributed memory system is a HP BladeSystem. Finally, our GPU-based platform is GPU Nvidia Tesla C2050 based on the Fermi architecture [19]. Hardware and software features are summarized in Table 1 and Table 2.

Table 1. Summary of hardware and software features for the platform used during our experimental survey.

<table>
<thead>
<tr>
<th>Feature</th>
<th>Shared memory</th>
<th>Distributed memory</th>
</tr>
</thead>
<tbody>
<tr>
<td>Compute Capacity</td>
<td>819 GFlops</td>
<td>9,72 TFlops</td>
</tr>
<tr>
<td>Processor Model</td>
<td>Intel Itanium2 Dual-Core Montvale</td>
<td>Intel Xeon Quad-Core E5450</td>
</tr>
<tr>
<td>Cache</td>
<td>18 MB</td>
<td>3 MB (L1 32 KB)</td>
</tr>
<tr>
<td>Number of nodes</td>
<td>1</td>
<td>102</td>
</tr>
<tr>
<td>CPU cores</td>
<td>128</td>
<td>816</td>
</tr>
<tr>
<td>Clock Frequency</td>
<td>1.6 GHz</td>
<td>3 GHz</td>
</tr>
<tr>
<td>Main memory (DRAM)</td>
<td>1536 GB</td>
<td>1072 GB</td>
</tr>
<tr>
<td>Compiler</td>
<td>icc 11.1</td>
<td>Intel MPI 4.0</td>
</tr>
</tbody>
</table>

Table 2. Hardware features for C2050 GPUs.

<table>
<thead>
<tr>
<th>Feature</th>
<th>Tesla C2050</th>
</tr>
</thead>
<tbody>
<tr>
<td>Streaming processors (GPU cores)</td>
<td></td>
</tr>
<tr>
<td>Cores per multiprocessor</td>
<td>32</td>
</tr>
<tr>
<td>Number of multiprocessors</td>
<td>14</td>
</tr>
<tr>
<td>Total number of cores</td>
<td>448</td>
</tr>
<tr>
<td>Clock frequency</td>
<td>1 147 MHz</td>
</tr>
<tr>
<td>Maximum number of threads</td>
<td></td>
</tr>
<tr>
<td>Per multiprocessor</td>
<td>1 536</td>
</tr>
<tr>
<td>Per block</td>
<td>1 024</td>
</tr>
<tr>
<td>Per warp</td>
<td>32</td>
</tr>
<tr>
<td>SRAM memory available per multiprocessor</td>
<td></td>
</tr>
<tr>
<td>32-bit registers</td>
<td>32 K</td>
</tr>
<tr>
<td>Shared memory</td>
<td>16 KB or 48 KB</td>
</tr>
<tr>
<td>L1 cache</td>
<td>48 KB or 16 KB</td>
</tr>
<tr>
<td>Total SRAM (shared + L1)</td>
<td>64 KB</td>
</tr>
<tr>
<td>Global (video) memory</td>
<td></td>
</tr>
<tr>
<td>Size</td>
<td>3 GB</td>
</tr>
<tr>
<td>Speed</td>
<td>2x1500 MHz</td>
</tr>
<tr>
<td>Width</td>
<td>384 bits</td>
</tr>
<tr>
<td>Bandwidth</td>
<td>144 GB/s</td>
</tr>
<tr>
<td>Technology</td>
<td>GDDR5 DRAM</td>
</tr>
</tbody>
</table>

We now present a performance evaluation for all our implementations. They include all associated overheads such as communications, synchronization, load balancing, etc. The performance metric to compare our parallel implementations is the execution time. Our sequential code is the MPI version of a single process. We evaluate the scalability by varying both the \( n_{rec} \) and \( n_{lig} \) sizes. The maximum cores number used in our test is determined by the number of cores that have the shared memory system, in this case 128 cores. The CUDA implementation is only analyzed for comparison purposes. A deeper analysis can be found in [8].

4.1. The Shared Memory Platforms

Figure 6(a) shows the execution times for the OpenMP implementation. Different overheads introduced by OpenMP such as load balancing and synchronization are quite representative for the smallest benchmarks. Moreover, the scalability problem becomes an issue whenever the value \( n_{rec} \geq 2^{15} \) and many threads are working in parallel, obtaining in some cases a similar execution time with a different number of threads for a specific benchmark configuration. However, we report up to 72x speed-up factor compared to its sequential counterpart.

4.2. The Distributed Memory Platform

4.2.1 Only MPI

The execution times for the MPI code are shown in Figure 6(b). We also vary the benchmark size to analyze the scalability. In this case it is noteworthy to mention that the scalability improves along with the problem size, even when the value \( n_{rec} \geq 2^{15} \). The communication and initialization overheads to send data related to small molecules is actually much higher than the compute time. Moreover, the execution time is drastically affected by the interconnection network status when a large number of processors participate in the execution, producing variations in the communication time which can be hidden by larger computation times. In the MPI case, the maximum speed-up factor obtained is above 60x.

4.2.2 Hybrid MPI-OpenMP Results

In the hybrid solution, we obtain initially worse results than in the other two implementations because each MPI process (that was mapping to a specific core of each node) was the only responsible to perform the parallel OpenMP computations. This occurs due to conflicting settings between the MPI distribution and the OpenMP runtime. When using hybrid MPI/OpenMP strategy, the OpenMP threads are created as part of the MPI process. If the affinity for the threads is not set explicitly, they all inherit the affinity mask of the process. CPU affinity allows us to specify which CPU each thread should run on. We use the KMP_AFFINITY [10] environment variable for the Intel C/C++ compiler to force the threads to be tied down to individual cores. The results of this implementation are shown in Figure 6(c), where the reduction in the number of communications is reflected as previously discussed. In this case, there are eight cores in each node, then the number of communication are reduced
Table 3. The execution time obtained for the calculation of the electrostatic potential by different 

<table>
<thead>
<tr>
<th>Nrec</th>
<th>NLig</th>
<th>512</th>
<th>1024</th>
<th>2048</th>
<th>4096</th>
<th>8192</th>
<th>16384</th>
<th>32768</th>
<th>65536</th>
<th>131072</th>
<th>262144</th>
</tr>
</thead>
<tbody>
<tr>
<td>512</td>
<td>32768</td>
<td>0.005813</td>
<td>0.005716</td>
<td>0.036385</td>
<td>0.005318</td>
<td>0.006412</td>
<td>0.004766</td>
<td>0.006283</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>262144</td>
<td>0.041912</td>
<td>0.041761</td>
<td>0.062274</td>
<td>0.03616</td>
<td>0.035454</td>
<td>0.041171</td>
<td>0.043</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>4096</td>
<td>32768</td>
<td>0.016155</td>
<td>0.014836</td>
<td>0.017325</td>
<td>0.016492</td>
<td>0.026534</td>
<td>0.013769</td>
<td>0.018485</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>262144</td>
<td>0.130676</td>
<td>0.128422</td>
<td>0.13464</td>
<td>0.187063</td>
<td>0.126647</td>
<td>0.176818</td>
<td>0.134821</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>32768</td>
<td>32768</td>
<td>0.126015</td>
<td>0.091419</td>
<td>0.133445</td>
<td>0.108467</td>
<td>0.11098</td>
<td>0.08681</td>
<td>0.115749</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>262144</td>
<td>0.780044</td>
<td>0.739505</td>
<td>0.789636</td>
<td>0.766817</td>
<td>0.724251</td>
<td>0.785314</td>
<td>0.752469</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>262144</td>
<td>32768</td>
<td>0.667324</td>
<td>0.700655</td>
<td>0.724774</td>
<td>0.734036</td>
<td>0.720468</td>
<td>0.519282</td>
<td>0.66324</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

by a factor of eight. These eight threads are created by generating (1) a MPI process per node, and (2) seven OpenMP processes per node. This gives us the total of eight processes running within a node. Figure 6(c) shows the reduction of communications and the use of the OpenMP to perform the energy computation allow in this implementation achieve up to 83x.

4.2.3 Code Vectorization

In all the previous implementations the Intel compiler auto-vectorize the code. This can be generated by compiling with -vec-report1 flag [9]. However, we obtain a performance gain of 2.2x respect the Intel auto-vectorize version, given a total of 182x speed-up factor respect the sequential version (see Figure 6(d)).

4.2.4 Overlapping Communications/Computations

As previously mentioned the communication overhead can be reduced by an asynchronous computation overlapped with the computation time. We empirically demonstrate that an improvement is achieved whenever large data is sent instead of having smaller package to be sent. This improvement depends on the chunk size of the receptor data.

Figure 7(a) shows the execution times of this technique compared to the rest of versions. This technique is rewarded with up to 1.25x gain. This improvement is not only due to overlap communications and computations, but also to take advantage of the data locality. Whenever a small ligand data
packet is received, it can be fully stored in the highest level of cache. Table 3 shows the execution times for the asynchronous version with 64 cores by setting different block sizes of \( n_{lig} \). It reveals the optimal block size configuration is between 32KB and 64KB which is very close to the L1 cache size (32 KB).

4.3. Overall Comparison

Finally, Figure 7(b) shows an overall comparison between our shared and distributed memory designs and a GPU tiled version. Several conclusion can be extracted from this analysis: (1) The performance of the OpenMP implementation is limited by the parallel overheads whenever more than eight cores are utilized concurrently. (2) Similar execution times are obtained by eight and sixteen cores on the distributed memory architecture. The reason of that is only a node is required to execute a MPI program with eight processes, whereas two nodes are need whenever sixteen MPI processes are involved in the execution. Therefore the communication overhead hides the scalability of using twice the number of nodes, and finally (3), the Figure 7(b) shows the execution time achieved by the GPU defeats almost all implementations developed on the other two architectures, obtaining similar performance with the version that overlaps communication/computation and reduces cache misses. The maximum speed-up factor obtained by this version is 229x while the GPU obtain up to 213x.

5. Conclusions and Future Work

In this article, we have described the implementation for the calculation of non-bonded interactions applied to electrostatics interactions on three different parallel architectures based on shared memory, distributed memory and GPUs. We have also used three different programming models: OpenMP, MPI and CUDA respectively.

Two main levels of parallelism are identified in the CUDA programming model which are matched in the distributed memory by vectorizing the code and providing a hybrid MPI-OpenMP execution. In addition, we optimize this code by overlapping communication/computation and reducing cache misses.

The results obtained in the OpenMP implementation show a reasonable scalability on shared memory architecture, obtaining the lowest performance since the pressure on shared resources increases with the number of processors.

The distributed memory system exhibits good scalability with the number of processors, which is explained by the low number of communications required by our simulations in the hybrid MPI-OpenMP implementation. The hybrid optimized version reaches up to 229x speed-up factor versus its sequential counterpart.

Our previous GPU implementation for the same kernel using CUDA programming model, obtains similar gains versus the sequential code (213x speed-up factor). Therefore, GPUs provides good performance but a much lower cost. Our main conclusion here is GPUs can even outperform a supercomputer for massively parallel computation as the one targeted here. Moreover, the programming effort of optimizing a code in a supercomputer is quite similar to the one employed to do so in GPUs, as long as, the programmer wants to take advantage of all available resources in them. The GPU version of this kernel has been implemented in multiple-target [27] and fast blind VS [26] VS methodologies. In both cases, final global speedups of up to 60x are reached.

For the future, we are working on the implementation of other relevant VS kernels, using the targeted platforms of this work. Our main goal is to provide several high performance alternatives over different computational patterns to evaluate each of them, and thus look for the best solution in terms of performance, power consumption and total cost of ownership.
Acknowledgements

This research was supported by Fundación Séneca (Agencia Regional de Ciencia y Tecnología, Región de Murcia) under grant 00001/CS/2007, and by the Spanish MEC and European Commission FEDER under grants CSD2006-00046 and TIN2009-14475-C04, and also by a postdoctoral contract from the University of Murcia (30th December 2010 resolution). We would also like to acknowledge the support of the Centro de Supercomputación de la Fundación Parque Científico de Murcia where our experiments were conducted.

References