



ALTERNATE PATH μ -OP CACHE PREFETCHING

Sawan Singh¹ **Arthur Perais**² **Alexandra Jimborean**¹
Alberto Ros¹

¹Computer Engineering Department
University of Murcia, Spain

²TIMA, Univ. Grenoble Alpes, CNRS,
Grenoble INP, Grenoble, France



ISCA'51, Session 10A, July 3, 2024

OVERVIEW

→ μ -op Cache

OVERVIEW

- μ -op Cache
 - Holds recently decoded μ -ops

OVERVIEW

→ μ -op Cache

- Holds recently decoded μ -ops
- First introduced for **energy savings**¹ in x86 which requires complex decoders

¹ Solomon et al. *Micro-operation cache: a power aware frontend for variable instruction length ISA*

OVERVIEW

→ μ -op Cache

- Holds recently decoded μ -ops
- First introduced for **energy savings**¹ in x86 which requires complex decoders
- Potential to provide an IPC improvement of **10.82%**

¹ Solomon et al. *Micro-operation cache: a power aware frontend for variable instruction length ISA*


OVERVIEW

- μ -op Cache
 - Holds recently decoded μ -ops
 - First introduced for **energy savings**¹ in x86 which requires complex decoders
 - Potential to provide an IPC improvement of **10.82%**
- We propose **UCP** (*Alternate Path μ -op Cache Prefetching*)

¹ Solomon et al. Micro-operation cache: a power aware frontend for variable instruction length ISA

OVERVIEW


- μ -op Cache
 - Holds recently decoded μ -ops
 - First introduced for **energy savings**¹ in x86 which requires complex decoders
 - Potential to provide an IPC improvement of **10.82%**
- We propose **UCP** (*Alternate Path μ -op Cache Prefetching*)
 - ① Identify **hard-to-predict** branches



¹ Solomon et al. *Micro-operation cache: a power aware frontend for variable instruction length ISA*

OVERVIEW

- μ -op Cache
 - Holds recently decoded μ -ops
 - First introduced for **energy savings**¹ in x86 which requires complex decoders
 - Potential to provide an IPC improvement of **10.82%**
- We propose **UCP** (*Alternate Path μ -op Cache Prefetching*)
 - ① Identify **hard-to-predict** branches
 - ② **Prefetch** μ -ops from alternate path




¹ Solomon et al. Micro-operation cache: a power aware frontend for variable instruction length ISA

OUTLINE

- 1 Overview
- 2 **Background & Motivation**
- 3 UCP (*μ -op Cache Prefetching*)
- 4 Methodology & Results
- 5 Conclusions

BACKGROUND & MOTIVATION

PROCESSOR FRONT-END




BACKGROUND & MOTIVATION

PROCESSOR FRONT-END

- Decode latency
- Decode energy
- Lower bandwidth

From L1l:




BACKGROUND & MOTIVATION

PROCESSOR FRONT-END

→ Decode latency

From μ -op cache: → Decode energy

→ Higher bandwidth



BACKGROUND & MOTIVATION

PERFORMANCE OF μ -OPS CACHE WITH SERVER WORKLOADS

- Server workloads **overwhelm current μ -op caches**
 - 0.87% IPC improvement over no μ -op cache

BACKGROUND & MOTIVATION

PERFORMANCE OF μ -OPS CACHE WITH SERVER WORKLOADS

- Server workloads **overwhelm current μ -op caches**
 - 0.87% IPC improvement over no μ -op cache
- Increasing **size** of μ -op cache does not help

BACKGROUND & MOTIVATION

PERFORMANCE OF μ -OPS CACHE WITH SERVER WORKLOADS

- Server workloads **overwhelm current μ -op caches**
 - 0.87% IPC improvement over no μ -op cache
- Increasing **size** of μ -op cache does not help

—————→
IPC Improvement (w.r.t 4Kops μ -op cache)

BACKGROUND & MOTIVATION

PERFORMANCE OF μ -OPS CACHE WITH SERVER WORKLOADS

- Server workloads **overwhelm current μ -op caches**
 - 0.87% IPC improvement over no μ -op cache
- Increasing **size** of μ -op cache does not help



BACKGROUND & MOTIVATION

PERFORMANCE OF μ -OPS CACHE WITH SERVER WORKLOADS

- Server workloads **overwhelm current μ -op caches**
 - 0.87% IPC improvement over no μ -op cache
- Increasing **size** of μ -op cache does not help



BACKGROUND & MOTIVATION

PERFORMANCE OF μ -OPS CACHE WITH SERVER WORKLOADS

- Server workloads **overwhelm current μ -op caches**
 - 0.87% IPC improvement over no μ -op cache
- Increasing **size** of μ -op cache does not help



BACKGROUND & MOTIVATION

PERFORMANCE OF μ -OPS CACHE WITH SERVER WORKLOADS

- Server workloads **overwhelm current μ -op caches**
 - 0.87% IPC improvement over no μ -op cache
- Increasing **size** of μ -op cache does not help



BACKGROUND & MOTIVATION

PERFORMANCE OF μ -OPS CACHE WITH SERVER WORKLOADS


- Server workloads **overwhelm current μ -op caches**
 - 0.87% IPC improvement over no μ -op cache
- Increasing **size** of μ -op cache does not help



BACKGROUND & MOTIVATION

PERFORMANCE OF μ -OPS CACHE WITH SERVER WORKLOADS


- Server workloads **overwhelm current μ -op caches**
 - 0.87% IPC improvement over no μ -op cache
- Increasing **size** of μ -op cache does not help
- Ideal μ -op cache can provide **10.82%** improvement



BACKGROUND & MOTIVATION

PERFORMANCE OF μ -OPS CACHE WITH SERVER WORKLOADS

- Server workloads **overwhelm current μ -op caches**
 - 0.87% IPC improvement over no μ -op cache
- Increasing **size** of μ -op cache does not help
- Ideal μ -op cache can provide **10.82%** improvement



Key Insight: *Increasing the size of μ -op cache by 16x is still not close to Ideal μ -op cache*

BACKGROUND & MOTIVATION

FTQ BEHAVIOR ON BRANCH MISS

- The FTQ is unable to hide the L1I miss latency on **branch misprediction**

BACKGROUND & MOTIVATION


FTQ BEHAVIOR ON BRANCH MISS

- The FTQ is unable to hide the L1I miss latency on **branch misprediction**
 - The **FTQ is cleared** on a branch misprediction

BACKGROUND & MOTIVATION

FTQ BEHAVIOR ON BRANCH MISS


- The FTQ is unable to hide the L1I miss latency on **branch misprediction**
- The **FTQ is cleared** on a branch misprediction



BACKGROUND & MOTIVATION

FTQ BEHAVIOR ON BRANCH MISS

- The FTQ is unable to hide the L1I miss latency on **branch misprediction**
- The **FTQ is cleared** on a branch misprediction



BACKGROUND & MOTIVATION


FTQ BEHAVIOR ON BRANCH MISS

- The FTQ is unable to hide the L1I miss latency on **branch misprediction**
 - The **FTQ is cleared** on a branch misprediction
- What if the **correct path** was always **in the μ -op cache** after a pipeline flush due to branch misprediction?

BACKGROUND & MOTIVATION

FTQ BEHAVIOR ON BRANCH MISS


- The FTQ is unable to hide the L1I miss latency on **branch misprediction**
 - The **FTQ is cleared** on a branch misprediction
- What if the **correct path** was always **in the μ -op cache** after a pipeline flush due to branch misprediction?



BACKGROUND & MOTIVATION

FTQ BEHAVIOR ON BRANCH MISS


- The FTQ is unable to hide the L1I miss latency on **branch misprediction**
 - The **FTQ is cleared** on a branch misprediction
- What if the **correct path** was always **in the μ -op cache** after a pipeline flush due to branch misprediction?



BACKGROUND & MOTIVATION

FTQ BEHAVIOR ON BRANCH MISS


- The FTQ is unable to hide the L1I miss latency on **branch misprediction**
 - The **FTQ is cleared** on a branch misprediction
- What if the **correct path** was always **in the μ -op cache** after a pipeline flush due to branch misprediction?



BACKGROUND & MOTIVATION

FTQ BEHAVIOR ON BRANCH MISS

- The FTQ is unable to hide the L1I miss latency on **branch misprediction**
 - The **FTQ is cleared** on a branch misprediction
- What if the **correct path** was always **in the μ -op cache** after a pipeline flush due to branch misprediction?




Key Insight:

BACKGROUND & MOTIVATION

FTQ BEHAVIOR ON BRANCH MISS

- The FTQ is unable to hide the L1I miss latency on **branch misprediction**
 - The **FTQ is cleared** on a branch misprediction
- What if the **correct path** was always **in the μ -op cache** after a pipeline flush due to branch misprediction?




Key Insight:

1. FTQ is unable to hide the fetch latency on branch misprediction

BACKGROUND & MOTIVATION

FTQ BEHAVIOR ON BRANCH MISS

- The FTQ is unable to hide the L1I miss latency on **branch misprediction**
 - The **FTQ is cleared** on a branch misprediction
- What if the **correct path** was always **in the μ -op cache** after a pipeline flush due to branch misprediction?



Key Insight:

1. FTQ is unable to hide the fetch latency on branch misprediction
2. Focusing on few but critical instructions can provide significant performance benefits

OUTLINE

- 1 Overview
- 2 Background & Motivation
- 3 *UCP (μ -op Cache Prefetching)*
- 4 Methodology & Results
- 5 Conclusions

UCP

UCP: OVERVIEW


- ① Identifies a **hard-to-predict** conditional branch (H2P)



UCP

UCP: OVERVIEW


- ① Identifies a **hard-to-predict** conditional branch (H2P)
- ② Generate **addresses on alternate path**



UCP

UCP: OVERVIEW


- ① Identifies a **hard-to-predict** conditional branch (H2P)
- ② Generate **addresses on alternate path**
- ③ Prefetch the **alternate path** to the μ -op cache



UCP

UCP: OVERVIEW

- ① Identifies a **hard-to-predict** conditional branch (H2P)
- ② Generate **addresses on alternate path**
- ③ Prefetch the **alternate path** to the μ -op cache



Key Idea: *Keep the alternate path in the μ -op cache for H2P branches*

UCP


① H2P BRANCH DETECTION

- **H2P Branch:** a branch which has high chance of being mispredicted

UCP

① H2P BRANCH DETECTION

- **H2P Branch**: a branch which has high chance of being mispredicted
 - TAGE-Conf²



²Seznec et. al. *Storage free confidence estimation for the TAGE branch predictor*
Alternate Path μ -op Cache Prefetching @ISCA'51


UCP

① H2P BRANCH DETECTION

→ **H2P Branch**: a branch which has high chance of being mispredicted

→ TAGE-Conf²

- **Not saturated predictions** from AltBank, HitBank & BiModal




²Seznec et. al. *Storage free confidence estimation for the TAGE branch predictor*
Alternate Path μ -op Cache Prefetching @ISCA'51

UCP

① H2P BRANCH DETECTION

- **H2P Branch**: a branch which has high chance of being mispredicted
 - TAGE-Conf²
 - **Not saturated predictions** from AltBank, HitBank & BiModal
 - UCP-Conf



²Seznec et. al. *Storage free confidence estimation for the TAGE branch predictor*
Alternate Path μ -op Cache Prefetching @ISCA'51

UCP

① H2P BRANCH DETECTION


→ **H2P Branch**: a branch which has high chance of being mispredicted

→ TAGE-Conf²

- Not saturated predictions from AltBank, HitBank & BiModal

→ UCP-Conf

- All predictions from **AltBanks** shows high miss rate



²Seznec et. al. *Storage free confidence estimation for the TAGE branch predictor*
Alternate Path μ -op Cache Prefetching @ISCA'51

UCP

① H2P BRANCH DETECTION



→ **H2P Branch**: a branch which has high chance of being mispredicted

→ TAGE-Conf²

- Not saturated predictions from AltBank, HitBank & BiModal

→ UCP-Conf

- All predictions from **AltBanks** shows high miss rate
- **SC** shows high miss rate



²Seznec et. al. *Storage free confidence estimation for the TAGE branch predictor*

UCP

① H2P BRANCH DETECTION




→ **H2P Branch**: a branch which has high chance of being mispredicted

→ TAGE-Conf²

- Not saturated predictions from AltBank, HitBank & BiModal

→ UCP-Conf

- All predictions from **AltBanks** shows high miss rate
- **SC** shows high miss rate



²Seznec et. al. *Storage free confidence estimation for the TAGE branch predictor*

UCP

② GENERATING ADDRESSES

→ Needs BPU

UCP

② GENERATING ADDRESSES

→ Needs BPU

- Banking

- Add new predictors

UCP

② GENERATING ADDRESSES

→ Needs BPU

- Banking
 - For server workloads **BTB size is critical**
 - Increase the number of banks from **16 to 32**
- Add new predictors

UCP

② GENERATING ADDRESSES

→ Needs BPU

- Banking
 - For server workloads **BTB size is critical**
 - Increase the number of banks from **16 to 32**
- Add new predictors
 - Alt BP: **8KB TAGE-SC-L**
 - Alt Indirect: **4KB ITTAGE**
 - Alt RAS: **16-entry**

UCP

② GENERATING ADDRESSES



→ When to stop?

UCP

② GENERATING ADDRESSES

→ When to stop?

- Weight of **each branch** on the alternate path is **accumulated**
 - High confident → lower weight
 - Lower confident → higher weight





UCP

② GENERATING ADDRESSES

→ When to stop?

- Weight of **each branch** on the alternate path is **accumulated**
 - High confident → lower weight
 - Lower confident → higher weight
- **BTB miss** on the alternate path





UCP

② GENERATING ADDRESSES


→ When to stop?

- Weight of **each branch** on the alternate path is **accumulated**
 - High confident → lower weight
 - Lower confident → higher weight
- **BTB miss** on the alternate path
- **New H2P** branch is detected




UCP

③ PREFETCHING




UCP

③ PREFETCHING




UCP

③ PREFETCHING




UCP

③ PREFETCHING




UCP

③ PREFETCHING




UCP

③ PREFETCHING




UCP

③ PREFETCHING



UCP

③ PREFETCHING



OUTLINE

- 1 Overview
- 2 Background & Motivation
- 3 UCP
- 4 **Methodology & Results**
- 5 Conclusions

METHODOLOGY & RESULTS

SIMULATION SETUP

→ ChampSim

METHODOLOGY & RESULTS

SIMULATION SETUP

- ChampSim
- Intel Alder Lake like microarchitecture

METHODOLOGY & RESULTS

SIMULATION SETUP

- ChampSim
- Intel Alder Lake like microarchitecture
- Subset of CVP1³ (traces showing $\geq 5\%$ improvement with ideal μ -op cache) [2 FP, 97 INT, 73 Crypto and 134 datacenter trace]

³Feliu et. al. *Rebasing Microarchitectural Research with Industry Traces*

METHODOLOGY & RESULTS


SIMULATION SETUP

- ChampSim
- Intel Alder Lake like microarchitecture
- Subset of CVP1³ (traces showing $\geq 5\%$ improvement with ideal μ -op cache) [2 FP, 97 INT, 73 Crypto and 134 datacenter trace]
- We execute 100M instructions, 50M warmup and 50M to collect stats

³Feliu et. al. *Rebasing Microarchitectural Research with Industry Traces*


METHODOLOGY & RESULTS

IPC IMPROVEMENTS




METHODOLOGY & RESULTS

IPC IMPROVEMENTS




METHODOLOGY & RESULTS

IPC IMPROVEMENTS




METHODOLOGY & RESULTS

IPC IMPROVEMENTS




METHODOLOGY & RESULTS

IPC IMPROVEMENTS




METHODOLOGY & RESULTS

IPC IMPROVEMENTS




METHODOLOGY & RESULTS

IPC IMPROVEMENTS




METHODOLOGY & RESULTS

IPC IMPROVEMENTS




METHODOLOGY & RESULTS

IPC IMPROVEMENTS




METHODOLOGY & RESULTS

IPC IMPROVEMENTS




METHODOLOGY & RESULTS

IPC IMPROVEMENTS




METHODOLOGY & RESULTS

IPC IMPROVEMENTS



METHODOLOGY & RESULTS

IPC IMPROVEMENTS



OUTLINE

- 1 Overview
- 2 Background & Motivation
- 3 UCP
- 4 Methodology & Results
- 5 **Conclusions**

CONCLUSIONS

→ μ -op cache can be used for performance improvements

CONCLUSIONS

- μ -op cache can be used for performance improvements
- We propose UCP (*μ -op Cache Prefetching*)

CONCLUSIONS

- μ -op cache can be used for performance improvements
- We propose UCP (*μ -op Cache Prefetching*)
 - Identifies a hard-to-predict branch

CONCLUSIONS

- μ -op cache can be used for performance improvements
- We propose UCP (*μ -op Cache Prefetching*)
 - Identifies a hard-to-predict branch
 - Prefetch critical instructions in the μ -op cache

ALTERNATE PATH μ -OP CACHE PREFETCHING

Sawan Singh¹

Arthur Perais²

Alexandra Jimborean¹

Alberto Ros¹



singh.sawan@um.es

Thank you for your attention!




ECHO, ERC Consolidator Grant (No 819134)

This presentation and recording belong to the authors. No distribution is allowed without the authors' permission.

BACKUP SLIDES[BTB BANKING]

- UCP reuses the BTB by **doubling the number of BTB banks** (from 16 to 32)
- Each cycle we determine the **banks to be accessed**
- By default, **demand requests are given priority** to access the conflict banks
- UCP keeps a 3-bit saturated counter which is incremented every time the **alternate path is delayed**
- When the **counter saturates**, the alternate path is given priority for the conflict banks in that cycle
- The counter **resets next cycle**

BACKUP SLIDES[SATURATION COUNTER]



BACKUP SLIDES[L1I PREFETCHERS]

